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Abstract
Aggressive scaling of CMOS technology in sub-90nm nodes has created huge
challenges. Variations due to fundamental physical limits, such as random dopants
fluctuation (RDF) and line edge roughness (LER) are increasing significantly with
technology scaling. In addition, manufacturing tolerances in process technology are
not scaling at the same pace as transistor’s channel length due to process control
limitations (e.g., sub-wavelength lithography). Therefore, within-die process varia-
tions worsen with successive technology generations. These variations have a strong
impact on the maximum clock frequency and leakage power for any digital circuit,
and can also result in functional yield losses in variation-sensitive digital circuits
(such as SRAM). Moreover, in nanometer technologies, digital circuits show an in-
creased sensitivity to process variations due to low-voltage operation requirements,
which are aggravated by the strong demand for lower power consumption and cost
while achieving higher performance and density. It is therefore not surprising that
the International Technology Roadmap for Semiconductors (ITRS) lists variability
as one of the most challenging obstacles for IC design in nanometer regime.
To facilitate variation-tolerant design, we study the impact of random varia-
tions on the delay variability of a logic gate and derive simple and scalable statis-
tical models to evaluate delay variations in the presence of within-die variations.
This work provides new design insight and highlights the importance of accounting
for the effect of input slew on delay variations, especially at lower supply volt-
ages. The derived models are simple, scalable, bias dependent and only require the
knowledge of easily measurable parameters. This makes them useful in early design
exploration, circuit/architecture optimization as well as technology prediction (es-
pecially in low-power and low-voltage operation). The derived models are verified
using Monte Carlo SPICE simulations using industrial 90nm technology.
Random variations in nanometer technologies are considered one of the largest
design considerations. This is especially true for SRAM, due to the large varia-
tions in bitcell characteristics. Typically, SRAM bitcells have the smallest device
sizes on a chip. Therefore, they show the largest sensitivity to different sources of
variations. With the drastic increase in memory densities, lower supply voltages
and higher variations, statistical simulation methodologies become imperative to
estimate memory yield and optimize performance and power. In this research, we
present a methodology for statistical simulation of SRAM read access yield, which is
tightly related to SRAM performance and power consumption. The proposed flow
accounts for the impact of bitcell read current variation, sense amplifier offset dis-
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tribution, timing window variation and leakage variation on functional yield. The
methodology overcomes the pessimism existing in conventional worst-case design
techniques that are used in SRAM design. The proposed statistical yield estimation
methodology allows early yield prediction in the design cycle, which can be used
to trade off performance and power requirements for SRAM. The methodology is
verified using measured silicon yield data from a 1Mb memory fabricated in an
industrial 45nm technology.
Embedded SRAM dominates modern SoCs and there is a strong demand for
SRAM with lower power consumption while achieving high performance and high
density. However, in the presence of large process variations, SRAMs are expected
to consume larger power to ensure correct read operation and meet yield targets.
We propose a new architecture that significantly reduces array switching power for
SRAM. The proposed architecture combines built-in self-test (BIST) and digitally
controlled delay elements to reduce the wordline pulse width for memories while
ensuring correct read operation; hence, reducing switching power. A new statistical
simulation flow was developed to evaluate the power savings for the proposed ar-
chitecture. Monte Carlo simulations using a 1Mb SRAM macro from an industrial
45nm technology was used to examine the power reduction achieved by the system.
The proposed architecture can reduce the array switching power significantly and
shows large power saving - especially as the chip level memory density increases.
For a 48Mb memory density, a 27% reduction in array switching power can be
achieved for a read access yield target of 95%. In addition, the proposed system
can provide larger power saving as process variations increase, which makes it a
very attractive solution for 45nm and below technologies.
In addition to its impact on bitcell read current, the increase of local variations
in nanometer technologies strongly affect SRAM cell stability. In this research, we
propose a novel single supply voltage read assist technique to improve SRAM static
noise margin (SNM). The proposed technique allows precharging different parts of
the bitlines to VDD and GND and uses charge sharing to precisely control the bit-
line voltage, which improves the bitcell stability. In addition to improving SNM,
the proposed technique also reduces memory access time. Moreover, it only requires
one supply voltage, hence, eliminates the need of large area voltage shifters. The
proposed technique has been implemented in the design of a 512kb memory fabri-
cated in 45nm technology. Results show improvements in SNM and read operation
window which confirms the effectiveness and robustness of this technique.
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This chapter gives a short introduction on the importance of variation-tolerant de-
sign for nanometer regime. Section 1.1 presents the motivation for this research.
Section 1.2 provides the outline of the thesis.
1.1 Motivation: Variation-Tolerant Design
Four decades of technology scaling in CMOS has been the largest driver for the
electronics industry. Scaling of CMOS transistor has allowed having chips with
more than one billion transistors in modern ICs and a wide range of products
with very high levels of integration [1]. However, the aggressive scaling of CMOS
technology in sub-90nm nodes has created huge design challenges. Due to process
control limitations, manufacturing tolerances in process technology are not scaling
at the same pace as transistor’s channel length [2–6]. Moreover, variations due
to fundamental physical limits are increasing significantly with technology scaling
[2, 7, 8]. Due to all these sources, statistical parameter variations worsen with
successive technology generations, and variability is currently one of the biggest
challenges facing the semiconductor industry [5]. This variability has been affecting
analog design for some time, and now it is dramatically impacting digital design at
nanometer technology nodes.
Process variations strongly impact different aspects of digital circuit operation.
For example, in random logic, the overdrive voltage (VDD − Vth) becomes unpre-
dictable even for neighboring identically-sized transistors. As a result, the gate
delay becomes a stochastic random variable, which complicates timing closure tech-
niques [2,9–11]. Moreover, traditional techniques that deal with inter-die variability
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(such as slow/fast corner models and worst-case analysis) cannot be used in dealing
with the large increase in intra-die variability. This is because these techniques tend
to be inefficient and overly pessimistic in the presence of large variations. There-
fore, statistical design methodologies instead of worst-case algorithms are required
to deal with variations in nanoscale technologies [2, 9, 11].
Not only does variability affect random digital circuits, but it even has a much
stronger impact on static random access memory (SRAM) [12–14]. With the ex-
ponential increase in embedded SRAM content in microprocessors and system on
a chip (SoCs), SRAM yield has strong impact on the overall product yield (and
of course cost) [5, 15]. In addition, SRAM uses the most aggressive design rules
to achieve the highest possible integration density, which makes SRAM the most
sensitive circuit for process variations. Due to the ubiquitous nature of embedded
memories, SRAM yield loss due to variability can be the dominant cause of yield
loss in modern ICs. Therefore, it is not surprising that the main focus of SRAM
design in sub-90nm technologies is towards variation-tolerant techniques to reduce
SRAM’s sensitivity to variations and increase memory yield [12–14].
1.2 Thesis Outline
In order to continue digital design success in the nanometer regime, it is critical to
explore variation-tolerant design solutions to mitigate the impact of process vari-
ability. This thesis focuses on dealing with the increase of variability in nanometer
technologies and how it impacts digital CMOS circuits used in microprocessors and
SoCs. This research intends to fill the gap between different levels of abstraction by
introducing models and methodologies that can predict the impact of variations on
digital circuits. In addition, circuit as well as architecture techniques that mitigate
variability are also investigated, as shown in Fig. 1.1.
To set the stage for our discussion on variation-tolerant design, we begin in
Chapter 2 by reviewing sources of variability and their impact on digital circuits.
We also examine how SRAM operation is affected by variations since it is by far
one of the most sensitive circuits for process variations.
To bridge the gap between technology and circuit design, in Chapter 3 we
present a new design-oriented delay variation model that accounts for process vari-
ations. The model is based on analytical modeling of delay variability, and provides
information on how process variations and circuit level design decisions interact to







Chapter 5 : Reducing 
SRAM Power using 
Fine-Grained Wordline 
Pulse Width Control
Chapter 4 : A Methodology 
for Statistical Estimation of 
Read Access Yield in SRAMs
Chapter 6 : A Robust 
Single Supply 




Chapter 3 : A Statistical 
Design-Oriented  Delay 
Variation Model Accounting  
for Within-Die Variations
Figure 1.1: Different levels of abstraction studied in this research.
In Chapter 4, we examine how process variations can cause failures in SRAM
read operation and present a new methodology for statistical estimation of read
access yield. The proposed yield estimation flow provides yield and performance
tradeoffs in the design time, which can be used to optimize the memory performance
and architecture. Results from this methodology are verified with measured SRAM
yield from 45nm technology.
In Chapter 5, we show how SRAM power consumption increases to ensure
a correct read operation in the presence of large variations. We propose a new
variation-tolerant architecture which reduces SRAM power consumption. The new
architecture reduces SRAM switching power consumption by using fine-grained
wordline pulse width control. The proposed solution combines memory built-in self
test (BIST) with programmable delay elements in a closed-loop to reduce memory
power consumption.
In Chapter 6, we focus on circuit techniques to mitigate SRAM failures which are
deteriorated by process variations. We implement a new read assist technique, and
show how this technique can improve bitcell stability without increasing the memory
access time, and using only one supply voltage. A 512kb memory is designed
in 45nm technology as a test vehicle to show the effectiveness of the proposed
technique.





This chapter presents a summary of relevant areas to the topic of variation-tolerant
design. We start by discussing the different sources of variability in nanometer
CMOS technology which affect the devices (Section 2.2), interconnect (Section 2.3),
and environmental variations (Section 2.4). In Section 2.5, we discuss the impact
of process variations on performance and power. In Section 2.6, we look at the
different techniques that are used to deal with variability, beginning from analysis
and CAD tools, moving to circuit and architecture techniques. Next we focus on
SRAM scaling trends (Section 2.7) and how different types of SRAM failures are
strongly affected by process variations (Section 2.8). In Section 2.9, we summarize
this chapter.
2.1 Introduction
Variation is the deviation from intended values for structure or a parameter of
concern. The electrical performance of modern IC are subject to different sources
of variations that affect both the device (transistor) and the interconnects. For the
purposes of circuit design, the sources of variation can broadly be categorized into
two classes [4, 9, 16,17]:
• Die-to-Die (D2D): also called global or inter-die variations, are variations
from die to die, and affect all devices on the same chip in the same way
(e.g., they may cause all the transistors’ gate lengths’ to be larger than a
nominal value).
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• Within-Die (WID): also called local or intra-die variations, correspond to
variability within a single chip, and may affect different devices differently on
the same chip (e.g., some devices on the same die may have larger channel
length L than the rest of the devices).
D2D variations have been a longstanding design issue, and are typically dealt
with using corner models [4, 9, 18]. These corners are chosen to account for the
circuit behavior under worst-case variation and were considered efficient in older
technologies where the major sources of variation were D2D variations.
However, in nanometer technologies, WID variations have become significant
and can no longer be ignored [3,6,19–23]. As a result, process corners based design
methodologies, where verification is performed at a small number of design corners,
are currently insufficient.
WID variations can be subdivided into two classes [4, 9, 16,17]:
• Random variations: as the name implies, are sources that show random
behavior, and can be characterized using their statistical distribution.
• Systematic variations: show certain variational trends across a chip and
are caused by physical phenomena during manufacturing such as distortions
in lens and other elements of lithographic systems. Due to difficulties in
modeling this type of variation, they are usually modeled as random variations
with certain value of spatial correlation.
2.2 Sources of Variability: Device
Process variations impact device structure and therefore change the electrical prop-
erties of the circuit. In the following subsections, we review the main sources of
variations that affect device performance.
2.2.1 Random Dopant Fluctuations (RDF)
As CMOS devices are scaled down, the number of dopant atoms in the depletion
region decreases, especially for a minimum geometry device. Due to the discreteness
of atoms, there is statistical random fluctuation of the number of dopants within a
given volume around its average value [8,24–26]. This fluctuation in the number of
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Figure 2.1: Atomistic process simulation incorporating random dopant fluctuation
(RDF) and line edge roughness (LER) as the sources of intrinsic fluctuation [27].
The green dots show the dopant atoms that determine device’s threshold voltage.
Blue dots show the source/drain doping.
dopants in the transistor’s channel results in variations in the observed threshold
voltage Vth for the device. Fig. 2.1 shows how dopants are placed in the transistor’s
channel.
For example, in a uniformly doped W = L = 0.1 µm NMOS, if the doping
concentration Na = 10
18 cm−3 and depletion width at zero body bias Wdmo = 350 Å,
the average number of acceptor atoms in the depletion region can be calculated
as N = Na.L.Wdmo = 350 atoms. Due to the statistical nature of dopants, the
actual number fluctuates from device to device with a standard deviation following
a Poisson’s distribution, and therefore σN =< (4N)2 >1/2=
√
N , which for our
example yields σN = 18.7, which is a significant fraction of the average number N
(σN/N is 5% in this example). This has a direct impact on the threshold voltage of
a MOSFET, since Vth depends on the charge of the ionized dopants in the depletion
region [24].
These fluctuations were anticipated long ago [25, 28], but at that time, most
FETs had sufficiently large number of dopants. Hence, these fluctuations were not
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Figure 2.2: Number of dopant atoms in the depletion layer of a MOSFET versus
channel length Leff [7].
for analog circuits [28] (due to their sensitivity to mismatch) and SRAM bitcells [25].
Since then, however, the number of dopants in the depletion region of an FET has
been decreasing steadily with scaling, as shown in Fig. 2.2. The decrease has
been roughly proportional to L1.5, so that we are now into the regime in which the
smallest FETs have fewer than 1000 dopants determining the threshold voltage.
Following Poisson statistics, fluctuations in the dopant number have a standard
deviation equal to the square root of the number of dopants, hence the ±3σN
bounds shown in Fig. 2.2 become extremely large as channel length is scaled for
sub-90nm technologies (with effective channel lengths approaching 40-60nm) [7].
The pioneering work of [25,26,28] showed that the variation in Vth due to random










where q is the electron charge, εSi and εox are the permittivity of the silicon and
gate oxide, respectively, Na is the channel dopant concentration, φB is the difference
between Fermi level and intrinsic level, Tox is the gate oxide thickness, and W and
L are the channel width and channel length for the transistor, respectively.
Eq. (2.1) shows that σVth is inversely proportional to the square root of the active
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device area. Hence, sizing up the transistors can be used to mitigate variations,
which is one of the main techniques used in analog design to reduce mismatch
between transistors [29]. Moreover, for SRAM devices, which typically have the
minimum sizing, Vth variation will be the largest.
In addition, Eq. (2.1) shows that variation increases with technology scaling.
Fig. 2.6 shows the large increase in σVth with technology scaling
1, and can reach
about 50% of Vth in advanced technologies, which causes a large spread in perfor-
mance and power. This is why random dopant fluctuation have been gaining large
attention recently.
2.2.2 Channel Length Variation
The patterning of features smaller than the wavelength of light used in optical
lithography results in distortions due to the diffraction of light, which is usually re-
ferred as optical proximity effects (OPE) [4,30]. These OPEs cause large variations
in defining the minimum feature sizes. Fig. 2.3 shows that nanometer technologies
are using light sources with wavelengths which are much larger than the minimum
feature size [6], especially for 90nm to 32nm technologies. This makes lithography
at these ranges extremely challenging. OPEs are layout dependent, therefore result
in different critical dimension (CD) variations depending on neighboring lines as
well as orientation [17].
Controlling these variations has become extremely difficult in current technolo-
gies, and are expected to increase in future technology nodes, until there is radical
change in lithography technology (e.g., EUV lithography). This is the main reason
why there is large variation in the minimum feature sizes in current technologies. In
addition, since these variations are layout dependent, they cause systematic type of
variation and are usually treated as spatially correlated intra-die variations [9, 31].
The variation in transistor’s channel length has direct a impact on several elec-
trical properties of a transistor, however, the most affected parameters are the
transistor’s drive current (ID α 1/L) and Vth [18, 24]. The variation in Vth arises
due to the exponential dependence of Vth on channel length L for short channel
devices, mainly due to drain induced barrier lowering (DIBL) effect [18,24]. DIBL
causes Vth to be strongly dependent on the channel length L as shown in Fig. 2.4.
Vth reduction due to DIBL can be modeled as [18,24]:
Vth ≈ Vth0 − (ζ + η VDS)e−L/λ (2.2)
1LER effect shown on the figure will be explained later.
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Figure 2.3: Lithography wavelength scaling for different technology nodes [6].
V
th
Figure 2.4: Measured Vth versus channel length L for a 90nm [32] which shows
strong short channel effects causing sharp roll-off for Vth for shorter L.
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Figure 2.5: Simulated Vth versus channel length L for IBM 130nm technology show-
ing Vth versus L roll-off under different conditions, low and high VDS, and forward
(FBB) and reverse body bias (RBB).
where η is the DIBL effect coefficient, and Vth0 is the long channel threshold voltage.
Therefore, a slight variation in channel length will introduce large variation in Vth,
as shown in Fig. 2.4.
This type of variation strongly depends on the applied drain to source voltage
VDS, and also body bias VBS as shown in Fig 2.5. This is because DIBL has strong
dependence on both VDS and VBS voltages [18, 24]. The roll-off increases as VDS
increases. Moreover, as shown in the figure, Vth roll-off reduces when forward biasing
the body (i.e., VBS positive for NMOS), and vice versa for reverse body biasing.
Therefore, the impact of L variation on Vth reduces when applying forward body
bias (FBB) [18,24].
2.2.3 Other Sources
While random dopant fluctuation and channel length variations are the dominant
sources of device variations nowadays, there are many other sources which may
become significant in the future technologies. Below we list other sources of device
variations:
• Line Edge Roughness (LER): Gate patterning introduces a nonideal gate
edge which exhibits a certain level of roughness referred to as line edge rough-
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Figure 2.6: Predicted σVth including RDF and LER versus technology nodes for the
smallest transistor with an area 3 L2. The inset shows the technological parameters
used [33].
ness, as shown in Fig. 2.1. This effect was neglected previously since the LER
effect was much smaller than the CD variation. As device scaling contin-
ues into sub-50nm regime, LER is expected to become a significant source of
variation due to its direct impact on σVth , as shown in Fig. 2.6 [1, 8].
• Oxide Charges Variation: Interface charges can also cause Vth variation.
However, its effect is not dominant in modern-day nitrided gate oxides [8].
Nevertheless, future adoption of high-k gates to reduce gate-tunneling leakage
current will probably worsen oxide charge variations [8]. In addition, oxide
charge variations can introduce mobility fluctuations, as it affects scattering
mechanisms in a transistor’s channel.
• Mobility Fluctuation: Variations in a transistor’s drive current can also
be caused by mobility fluctuation. Mobility fluctuation can arise from several
complex physical mechanisms such as fluctuations in effective fields, fixed ox-
ide charges, doping, inversion layer, and surface roughness [8]. Moreover, due
to its dependence on many physical variation mechanisms, mobility variation
can also be correlated with Vth variations. However, device measurements
show this correlation is small [34]. Therefore, mobility variations and Vth
variations are typically assumed to be independent in circuit modeling [34].
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• Gate Oxide Thickness Variation: Any variation in oxide thickness affects
many electrical parameters of the device, especially Vth. However, oxide thick-
ness is one of the most well-controlled parameters in MOSFET processing.
Therefore, it may not affect Vth variation significantly.
• Channel Width Variation: Due to lithography limitations, transistor chan-
nel width also varies. This variation in width causes Vth to change, due to
the narrow-width effects, which causes Vth to be a function of channel width
W [18]. However, since W is typically 3-4 times larger than L, the impact of
W variation on Vth is considered to be much smaller than the impact due to
L variation [18].
It is important to note that there are other sources of time dependent device
variation which include device degradation due to aging effects such as hot carrier
effect [18,24] and negative bias temperature instability (NBTI) [35].
2.3 Sources of Variability: Interconnect
In addition to sources of variations that alter device characteristics, there are several
sources that affect interconnects. The mains sources of variations in interconnects
include [16]:
1. Line Width and Line Space: Deviations in the width of patterned lines
arise primarily due to photolithography and etch dependencies. At the small-
est dimensions, which typically occur at lower metal levels, proximity and
lithographic effects may be important. However, at higher metal levels, as-
pect ratio dependent etching, which depend on line width and local layout,
can be significant. Variations in line width directly impact line resistance as
well as line capacitance [16,17].
2. Metal and Dielectric Thicknesses: In a conventional metal interconnect,
the thickness of metal films is usually well controlled, but can vary from
wafer-to-wafer and across the wafer. However, in advanced damascene cop-
per interconnect processes, this is not the case. Unlike older aluminum in-
terconnect processes where the metal is patterned and the oxide is polished,
the oxide is patterned and the metal is polished in a damascene process for
copper interconnects. Following that, chemical mechanical polishing (CMP)
is used to achieve flat topography on the wafer. However, copper (as well
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Figure 2.7: A schematic cross-section of interconnect showing dishing and erosion
impact on metal height.
as adjacent dielectric) are removed from the wafer at different rates during
CMP, depending on the surrounding layout such as pattern geometry (dense
versus isolated). This creates surface anomalies and varying metal thickness.
Dishing and erosion are the two most common surface anomalies that come
with copper CMP. Dishing occurs when the copper recedes below the level
of adjacent dielectric. Erosion is a localized thinning of the dielectric, which
normally happens when CMP is applied to an array of dense lines as shown in
Fig. 2.7. The oxide between wires in a dense array tend to be over-polished
compared to the nearby areas of wider insulators. Both dishing and oxide
erosion are problematic in wide lines and dense arrays, respectively, and are
therefore layout dependent. They lead to higher resistances and more surface
non-uniformity. In damascene processes with copper interconnects, dishing
and erosion can significantly impact the final thickness of patterned lines,
with line thickness losses of 10−20% [16,17].
3. Contact and Via Size: Contact and via sizes can be affected by etch process
variations, as well as systematic layer thickness dependencies. Depending on
the via or contact location, the etch depth may be substantially different,
resulting in different degrees of lateral opening. Such size differences can
directly change the resistance of the via or contact [16].
2.4 Sources of Variability: Environmental
In addition to process variations which are static in nature, there are also environ-
mental factors that arise during the operation of a circuit and are typically dynamic.
These include variations in power supply and temperature of the chip or across the
chip [6, 9, 20].
Variation in switching activity across the die result in uneven power dissipation
across the die. This variation results in uneven supply voltage distribution which
13
Figure 2.8: Thermal image showing within die temperature variation for a micro-
processor [19]. Hot spots with temperatures as high as 120 ◦C are shown.
affects device performance as well as power dissipation [19]. A reduced power supply
lowers drive strengths and degrades speed.
Within die temperature fluctuations have always been a major performance and
packagings challenge, especially for high-performance processors. This is because
both device and interconnect have temperature dependence, causing performance
to degrade at higher temperatures. Moreover, temperature variation across com-
municating blocks on the same die can cause performance mismatches, which may
lead to functional failures [19]. Fig. 2.8 shows WID temperature variation for a
microprocessor, with hot spots in the core reaching 120 ◦C.
Leakage currents have a strong dependence on temperature (especially sub-
threshold leakage), therefore leakage power increases at higher temperatures [17].
In the meantime, higher leakage power will cause die temperature to increase. This
type of positive feedback may cause thermal runaway where leakage currents, and
temperature continue to increase until failure [17].
Both supply and temperature variations depend on the work-load of the pro-
cessor and are, hence, time-dependent. However, identifying worst-case conditions
for temperature and supply is very difficult [17]. Therefore, designers often focus
on minimizing temperature and supply variations as much as possible; for example,
ensuring that the voltage drop on the power grid is always less than 10% of the
nominal supply voltage, and adding large decoupling capacitors [6, 17].
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Figure 2.9: Dynamic and static power versus technology scaling, showing the ex-
ponential increase in leakage power [38].
2.5 Impact of Process Variations on Performance
and Power
In nanometer devices there are several sources of leakage current, such as sub-
threshold, gate oxide tunneling, junction band-to-band tunneling (BTBT) and
gate-induced drain leakage (GIDL), all of which increase with technology scal-
ing [7, 36, 37]. That is why for designs in sub-90nm, leakage power consumption is
considered a significant part of the total power. It is expected that leakage power
can reach more than 50% in 65nm technology as shown in Fig. 2.9.
The large variability in advanced CMOS technologies is playing an increasing
role in determining the total leakage of a chip [39, 40]. This is because leakage
currents have strong dependence on process variations. For example, variation in Vth
introduces large spread in subthreshold leakage due to the exponential dependence
on Vth. Similarly, gate-tunneling leakage current is very sensitive to oxide variation.
This has accentuated the need to account for statistical leakage variations during
the design cycle [39–41].
Fig. 2.10 shows measured Ion and Ioff scatter plot for a 150nm technology [42].
Even in that mature technology, there is an excessively large spread in Ioff (100X)














Figure 2.10: Measured Ion versus Ioff scatter plot showing large spread in Ioff for
a 0.15µm technology [42].
For a whole chip, this can cause large variations in leakage power. Fig. 2.11
shows measured variations for frequency and leakage power for a 130nm technol-
ogy [21]. The figure shows that there is about 5X variation in leakage for a 30%
variation in chip frequency. The highest frequency chips have a wide distribution
of leakage, and for a given leakage there is wide distribution in the frequency of the
chip. These are considered very large variations in leakage power, especially in the
time where leakage power is increasing exponentially with each technology node.
This excessively large spread in leakage current makes it very difficult to achieve
the required speed while meeting the power constraints.
It has been shown in [19] that among the chips that meet the required operating
frequency, a large fraction dissipate a large amount of leakage power, which makes
them unsuitable for usage, and thus degrade yield. This is due to the inverse
correlation between leakage current and circuit delay. In that mature technology, it
can be assumed that the channel length variation is the dominant source of process
variations. For devices with smaller channel length than nominal, Vth decreases due
to DIBL, and therefore, the subthreshold leakage current increases exponentially.
In the meantime the circuit delay decreases due to the increase in Ion, since the
overdrive voltage VDD − Vth increased. Hence, these chips have higher operating
frequency, but suffer from large leakage power which makes them unacceptable.
It is important to note that for the high frequency chips shown in Fig. 2.11,
both the mean and standard deviation of leakage current increases considerably.
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Figure 2.11: Leakage and frequency variations for an Intel processor in 0.13µm
technology [21].
This trend causes yield to decrease substantially [19]. Therefore, there is a crucial
need to account for leakage power and its dependence on process variations when
analyzing the impact of variability on design techniques [43]. Moreover, variation-
tolerant circuit techniques that can reduce variability, and hence reduce leakage
power variation, are of great importance to improve the yield in advanced CMOS
technologies [6, 19,21].
2.6 Techniques to Deal with Variability
In this section, we review state of the art research work dealing with the increase
in variability in nanometer technologies. We begin by presenting work in analysis
and CAD followed by circuits and finally architecture.
2.6.1 Analysis and CAD
Recently, a large number of research work has been done in the area of CAD
tools that are “Variation-Aware.” One of the most researched topics in this area
is statistical static timing analysis (SSTA) as compared to the well known static
timing analysis (STA) tools [9, 17,44,45].
The goal of timing verification is to ensure a chip will operate at a frequency or
a range of frequencies with a desired yield under the specified range of operation
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conditions. In timing verification, speed (set-up time) and functional (hold-time)
are usually checked to verify that the design will meet the maximum frequency
target, as well as correct functionality, respectively [16]. STA propagates arrival
times through the circuit, and as the arrival times traverse gates, the delay of the
gate is added to the arrival time and a maximum arrival time is selected when
multiple arrival times converge at a gate [16].
STA has been used in performance verification for the past two decades. Tradi-
tionally, process variations have been addressed in STA using corner-based analysis,
where all the gates are assumed to operate at worst, typical, or best-case condi-
tions [9]. This technique is very efficient when dealing with D2D (inter-die) varia-
tion. However, since WID (intra-die) variation has become a substantial portion of
the overall variability, the corner-based STA can suffer from significant pessimism
and inaccuracy, which have given rise to SSTA [9].
In SSTA, the circuit delay is considered a random variable and SSTA computes
the probability density function (pdf) of the delay at a certain path [9]. The arrival
times also become random variables, and therefore, the addition and maximum
operations of STA are replaced by convolution and statistical maximum, respec-
tively [9]. Much of the work on SSTA, however, has been in the area of finding
efficient algorithms to perform addition and maximum operations [9].
While SSTA is more appropriate in dealing with WID variations, and can give
accurate results without going through the lengthy Monte Carlo simulations, it is
still considered a newly emerging tool. Even after computing the delays statistically,
there are no clear methods to how to optimize these delays distributions from a
design perspective. Unfortunately, there is a disconnect between CAD developers
and designers in this area, where CAD developers seem to be working on tools that
simply propagate delay pdf’s, and designers do not know what to do with these
pdf’s [10].
2.6.2 Circuits
In the area of circuit techniques to mitigate variability, some work has been done
in the last few years. A common idea in that work was to measure variability and
use a certain type of feedback to mitigate it. These techniques use control knobs
such as supply voltage, body bias, or programmable sizing to achieve this control.
A speed adaptive body bias technique was utilized in [46, 47] to compensate






























Figure 2.12: Block diagram of speed adaptive-Vth technique [47].
running at 220 MHz in 0.2 µm technology. The speed adaptive-Vth is composed of
a delay line, a delay comparator, a decoder and body bias generators, as shown in
Fig. 2.12. The comparator measures the delay between an external clock signal
and an output signal from the delay line and then converts the amount of delay
into a register address in the decoder. The generators supply V ′bp and V
′
bn for
PMOS and NMOS bodies, respectively, to keep the delay line’s delay constant by
changing the Vthp and Vthn, respectively. If the speed of the delay line changes due
to variations, the comparator output changes, and hence the generated body bias
is modified. The junction leakage and gate-induced drain leakage (GIDL) current
determine the reverse-bias bound, which was set to 1.5V, while the 0.5V forward
biased was defined by the subthreshold leakage. In addition, forward body bias
has the desirable result of improving short-channel effects of a transistor, and thus
reduces the sensitivity to channel length variation.
This technique is very efficient in dealing with D2D variations, however, it
cannot be used to mitigate WID variations effectively. The reason is because this
technique supplies the same body bias to the entire chip, while WID variations will
affect different parts of the chip in different ways.
A similar technique was presented in [48], where again forward body bias and
reverse body bias were used to improve performance and decrease leakage, respec-
tively. This adaptive body bias (ABB) allows each die on a wafer to have the
optimum threshold voltage which maximizes the die frequency subject to power
constraint. A critical path emulator containing key circuit elements of a process
critical path are used to model the effect of body bias on the frequency and leakage
of a real processor. The technique was tested in a 0.15µm technology.
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The authors in [48] used multiple delay sensors which are distributed on the die
to be able to get an average body bias that accounts for WID variations. With no
body bias used, only 50% of the dies are acceptable, mainly in the lowest frequency
bin. When ABB was utilized using only one delay sensor, ABB reduced the fre-
quency variation σ/µ from 4% to 1%, however a significant number of dies failed
to meet leakage constraint. Using multiple sensors on die for ABB, the frequency
variation reduced to 0.69% and all dies met the leakage constraint with 32% in the
highest frequency bin.
While the ABB scheme with several sensors considers WID variations in deter-
mining the optimum bias combination per die, it is still not possible to completely
compensate for these variations using only a single bias combination per die. There-
fore, in [48], the authors proposed the WID-ABB technique, which allows each
large circuit block in the design to have its own unique body bias combination
which controls the frequency and leakage of that circuit block. In that case, the
NMOS implementation requires a triple-well process, which adds additional cost
to the process. WID-ABB enabled 99% of the dies to be accepted in the highest
frequency bin. Fig. 2.13 shows the results after using WID-ABB technique.
In [49], the authors extended the ABB technique and combined it with adaptive
supply voltage VDD to control the frequency and leakage distribution of processors.
It was shown that using adaptive VDD in conjunction with ABB is more effective
than using either of them. Once again, ABB uses forward body bias (FBB) to
speed up dies that are too slow and reverse body bias (RBB) to reduce frequency
and leakage power of dies that are too fast and leaky. Adaptive VDD + ABB,
on the other hand, recovers the dies that exceed the power limit by first lowering
VDD, and hence the operating frequency, thus bringing the total switching and
leakage power below the power limit and then applying FBB to speed up and move
them to the highest frequency bin allowed by the power limit. Using adaptive VDD
combined with WID-ABB, the number of dies accepted in the highest two frequency
bins increased from 26% to 80%. However, this improvement comes at the cost of
additional area, design complexity and cost.
Recently, a new technique to reduce random fluctuations was presented in [50].
In this technique, a forward body bias is applied to the logic circuit blocks, using
a body bias generation circuit shown in Fig. 2.14. A current source is used to de-
termine the substrate potential by forward biasing the junction diode. The current
source limits the maximum currents that the forward diodes can conduct, and the























































Figure 2.13: Measured leakage versus frequency distribution for 62 dies in a 150nm
technology (VDD = 1.1V, T=110C), showing the distributions after utilizing ABB
and WID-ABB. In the lower figure, the percentage of accepted dies at a certain
frequency bin are shown [48].
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Figure 2.14: Schematic showing the implementation of self-adjusted forward body





















Figure 2.15: Comparison between ZBB, FBB and SA-FBB showing measured Vth
distribution in a 90nm technology [50].
Under this self-adjusted forward body bias (SA-FBB) condition, σVth decreases
as shown in Fig. 2.15, and 35% reduction in σVth was achieved compared with the
zero body bias (ZBB) case. Another interesting result in this technique, is that the
improvement achieved in using SA-FBB was larger than the improvement using
conventional FBB technique. This may be due to the fact that SA-FBB enables
the body bias to reach a higher value (become more forward biased) compared to
conventional FBB. This is because the body voltage is set by the diode current
current used. However, in conventional FBB, the maximum forward body bias is
defined by stability requirements for the substrate and preventing latch-up. The
distributions shown in Fig. 2.15 also justifys this reasoning, since the mean of Vth is
not equal for FBB and SA-FBB which means the body bias voltage for both cases
is not the same.
Dynamic circuits are usually used for high-performance gates such as high-
speed register files in multi-GHz operation [51]. Keepers are used to prevent the
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Figure 2.16: Register file with programmable keeper to compensate for process
variations impact on leakage [51].
dynamic node from floating and hold it to VDD when none of the pull-downs are
evaluated [52]. In previous technologies, a small keeper was sufficient to hold the
dynamic node to high. As technology scales, a stronger keeper is required to prevent
the domino node from collapsing under increasing pull-down leakage levels. In
addition, due to the increase in leakage variations, the keeper should be sized up
further, to account for worst-case leakage. However, increasing the keeper size slows
down the speed of dynamic circuits and limits its advantage over static CMOS [42].
In [42, 51], a process variation compensation technique for dynamic circuits is
proposed, using programmable sizing, as shown in Fig 2.16. The circuit shows a 5X
reduction in number of failing dies compared to conventional designs. An on-chip
leakage sensing circuit is used to measure leakage current, and is used to select the
optimal keeper width, which is programmed via fuses.
2.6.3 Architecture
One of the first pieces of work that related variability to architecture was the
work by Bowman et al [23, 53, 54], and presented a statistical predictive model for
the distribution of the maximum operating frequency (FMAX) for a chip in the
presence of process variations. This technique provides insight on the impact of
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Figure 2.17: The WID maximum critical path delay distribution for different values
of independent critical paths Ncp. As Ncp increases, the mean of maximum critical
path delay increases [53].
different components of variations on the distribution of FMAX. The WID delay
distribution heavily depends on the total number of independent critical paths for
the entire chip Ncp. For a larger number of critical paths, the mean value of the
maximum critical path delay increases as shown in Fig. 2.17. As the number of
critical paths increases, the probability that one of them will be strongly affected
by process variations is higher, and hence, increases the mean of critical path delay.
On the other hand, the standard deviation (or delay spread) decreases with larger
Ncp, thus making the spread of the overall critical path determined mainly by D2D
variations. The results showed that WID variations directly impact the mean of
the maximum frequency, while D2D fluctuations impact the variance.
Another factor that affects the delay distribution is the logic depth per critical
path. The impact of logic depth on delay distribution is different when dealing with
random or systematic WID variations. Random WID variations have an averaging
effect on the overall critical path distribution, while systematic WID variations
affect all the gates on the path, hence, increase delay spread.
Towards analyzing the impact of variability on architecture decisions, the au-
thors in [55,56] extend the Bowman’s model by assuming that the number of critical
paths per stage is proportional to stage’s device count. In addition, they introduce
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metrics and models to evaluate variability in the architectural domain. This is
considered one of the first works that accounts for variability at that high level of
abstraction.
Other variation-tolerant research at the architectural level was presented in [57],
where a statistical methodology for pipeline delay analysis was presented. The
importance of logic depth in variability studies was emphasized, and it was shown
that the change in logic depth and imbalance between stage delays can improve the
yield of a pipeline. Techniques such as deep pipelining and the push for high clock
speeds decreases logic depth and have an undesirable impact on design variability
[57].
In [58], variations impact on low-power parallel system was investigated. A
generic parallel system consisting of inverter chains was used to model critical
paths in a microprocessor. It was shown that neglecting WID variation would un-
derestimate the optimum supply voltage that minimizes power consumption for the
parallel system. Moreover, a parallel system which was optimized neglecting WID
variations, will not provide the anticipated power savings since it would consume
almost similar power to the original system (without parallelism). It was shown
that the number of blocks needed in parallel to achieve certain throughput increases
significantly when WID process variations are considered. As a consequence, the
optimum supply voltage that provides the lowest power becomes higher, and there-
fore, the targeted power reduction using parallelism decreases.
Recently, a study on the impact of parameter variations on multi-core chips was
presented [59]. In that study, the authors argue that WID variation will be more
important for core-to-core granularity, rather than at unit-to-unit granularity. In
addition, they show that WID systematic process variations will result in a major
leakage variation across multiple cores on a single chip [59,60]. Therefore, core-to-
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Figure 2.18: SRAM and logic area versus technology scaling. SRAM dominates
chip area in modern SoCs and microprocessors [15].
2.7 SRAM Scaling Trends
In today’s SoC, embedded SRAM dominates the chip area as shown in Fig. 2.18. It
is expected that SRAM area will exceed 90% of overall chip area by 2014 [15]. This
is driven by the demand of higher performance (multiprocessing and multicores),
lower power and higher integration.
To increase memory density, memory bitcells are pushed to the achieve 50%
of scaling each technology node as shown in Fig. 2.19. This requires very aggres-
sive design rules which makes SRAM more vulnerable for variations [61, 62]. For
example, in state of the art 45nm technology, an ultra high density bitcell area
is approximately 0.25µm2 as shown in Fig. 2.20. This extremely compact bitcell
enables an integration of 152Mbit/cm2 [62].
While process variation affects performance and leakage of random logic, its
impact on SRAM is much stronger. In advanced CMOS technology nodes, the
predominant yield loss comes from the increase of process variations which strongly
impacts SRAM functionality as the supply voltage is reduced [12, 13, 63–65]. In
particular, WID variations due to RDF and LER strongly impact SRAM operation.
Fig. 2.21 shows that Vth variation for SRAM devices increases significantly with


























Figure 2.19: SRAM bitcell area scaling from 350nm down to 45nm technology
nodes [62].
2.8 Variability and SRAM Failure Mechanisms
Due to its small size and high density, there are many sources that cause SRAM to
fail. Fig. 2.22 shows different SRAM failures such as hard fails, stability fails and
radiation induced soft errors.
2.8.1 Hard and Catastrophic fails
Catastrophic fails due to physical defects can cause permanent damage for memory
and digital circuits. Physical defects cover a wide range of possible defects such
as voids, shorts, metal bridges, missing contacts or vias, oxide pin holes and many
others [16]. Collectively, these fails are called hard fails. Because memories are
designed with aggressive design rules, they tend to be more sensitive to manufac-
turing defects and reliability problems compared to any other cores on the chip [15].
Fig. 2.23 shows that hard fails reduce with process technology due to lower defect
density, while soft fails due to intrinsic variation show an opposite trend [61].
Since a large area of modern chips is consumed by memories, they can adversely
affect chip yield. To improve yield, SRAM uses redundant elements such as redun-
dant rows, columns or banks which can be used to replace defective elements, hence,
significantly improve yield [15,16,67]. Historically, this type of repair capability was
implemented to address hard fails. However, nowadays, memory redundancy is also








Figure 2.20: Layout and planar SEM image of a 0.246um2 ultra high density SRAM
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Figure 2.23: SRAM hard and soft fails scaling trend [64].
2.8.2 Bitcell Stability Failures
The predictions for failure probability is shown in Fig 2.23, where the fail count per
memory density is shown for advanced technology nodes spanning 130nm down to
45nm. Traditional hard fails due to defect density decrease due to the reduction of
bitcell size and improvement in defect density. However, as the bitcell size is reduced
by about 50% every technology node, process variations increase significantly and
become the dominant cause of bitcell failure [61, 63, 64]. This increase in SRAM
failures has a strong impact on the overall product yield due to the high memory
densities on chip. Moreover, lower VDD operation becomes limited by the SRAM
minimum supply voltage VDDmin.
There are four main parametric failure mechanisms (also known as SRAM sta-
bility failures) [12–14,68,69]:
1. read access failure;
2. read stability;
3. write failure;
4. hold or retention fail.
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These failures are parametric in nature since they affect the memory operation un-
der specific conditions, but not under all environmental possibilities. For example,
these failures mostly appear as VDD is reduced, while they can be recovered at
higher supply voltages. Therefore, these failure mechanisms become the limiter for
SRAM supply voltage scaling [70–72].
2.8.2.1 Read Access Failure
During the read operation, the wordline (WL) is activated for a small period of
time determined by the cell read current, bitline loading (capacitance) as shown
in Fig. 2.24. In sense amplifier based memory architectures, the content of a cell
is read by sensing the voltage differential between the bitlines. For successful read
operation, the precharged to VDD bitlines should discharge to a sufficient value
which can trigger the sense amplifier correctly. A failure happens if bitcell read
current (Iread) decreases below a certain limit. This may occur due to the increase
in Vth for the pass-gate (PG) or pull-down (PD) transistors, or both. This decrease
in Iread reduces the bitline differential sensed using sense amplifier. This may result
in wrong evaluation using the sense amplifier. This type of failure shows a strong
impact on memory speed [12–14]. This is because the WL activation period is
about 30% of memory access time, and it is always desirable to reduce it to achieve
higher speed operation [73].
2.8.2.2 Read Stability Failure
SRAM cells are designed to ensure that the contents of the cell do not get altered
during read access while the cell should be able to quickly change its state during
write operation. These conflicting requirements for read and write operations are
satisfied by sizing the bitcell transistors to provide stable read and write opera-
tions [12–14].
In read operation, an SRAM bitcell is most prone to failure. After the wordline
is enabled, the internal storage node storing a zero (Q) slightly rises due to the
voltage divider between the pass-gate transistor (PG1) and the pull-down (PD1),
as shown in Fig. 2.24. If the voltage at Q rises close to the threshold voltage
of PD2, the cell may flip its state. In this case, stable read operation requires
that PD1 should be stronger than PG1. Read stability is exacerbated by process













Figure 2.24: Bitcell in read operation.
bitcell’s robustness against this type of failure, static noise margin (SNM) is the
most commonly used metric [74].
SNM is defined as the maximum amount of voltage noise that a cell can tol-
erate [74]. SNM is calculated by finding the largest square which fits inside the
butterfly curves, as shown in Fig. 2.25. A larger SNM implies higher robustness
for the bitcell. However, due to WID variations, each transistor in the bitcell expe-
riences different type of variation, hence, the symmetry of the bitcell is lost. This
causes large spread in SNM as shown in measured SNM butterfly curves in Fig. 2.26.
A read stability failure can occur if SNM reaches zero for any bitcell [12, 14,74].
It is important to note that read stability failure can occur anytime the WL
is enabled even if the bitcell is not accessed for read nor write operations. For
example, in the case of half-selected bitcells, the wordline is enabled while the bit-
lines column is not selected (hence the bitcells are not actively accessed for read
or write). These bitcells experience a dummy read operation because the bitlines
begin to discharge and hence they become prone for SNM stability failure. Dealing
with read stability failures from circuit design is one of the biggest challenges for
SRAM design and has recently seen an extensive amount of research, especially
for low voltage operation [12–14]. Moreover, it has been shown that SNM related
failures are the limiter for VDD scaling especially after accounting for device degra-
dation due to negative bias temperature instability (NBTI). This trend is shown in
Fig 2.27 where SNM failures for stressed bitcells cause the minimum supply voltage
to increase (worsen) [71, 76,77].
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Figure 2.25: SNM butterfly curves for a 45nm SRAM bitcell for different process
corners, FS: fast NMOS, slow PMOS and SF: slow NMOS, fast PMOS. These
curves correspond to the case when WID variations are not included where good






Figure 2.26: Measured SNM butterfly curves for 512 bitcells in 65nm technology
node showing the strong impact of WID variations on SNM [63]. Large spread in










Figure 2.27: Minimum SRAM supply voltage (Vccmin) distribution for SNM and
WM limited failures before and after NBTI stress [71].
2.8.2.3 Write Stability Failure
Write stability (or write-ability) is also as important as having a good read stability.
In write operation, BLB is pulled to zero using write driver as shown in Fig. 2.28.
Therefore, the NMOS PG2 is turned ON, which results in a voltage drop in the
storage node QB holding data 1 until it reaches below VDD−Vth for the PU1, where
the feedback action begins. For stable write operation, PG2 should be stronger than
PU2. One way to quantify a cell’s write stability is using write trip voltage or write
margin (WM), which is the maximum BLB voltage that can cause the bitcell to
write, as shown in Fig. 2.29. This voltage should be far enough from either supply
that no combination of offsets can cause a write failure or a write when a read is
intended [14,68,78].
Due to WID variations, WM varies, and a write failure happens when an SRAM
cell fails to write a desired state during the write operation. Mathematically, this
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Write trip voltage (WM)
Figure 2.29: Write trip simulation where BLB voltage is swept from VDD to zero,
and the internal storage nodes Q and QB are monitored. WM is defined as BLB
voltage at which Q reaches VDD (the bitcell is written successfully).
36
2.8.2.4 Data Retention Failure
Reducing supply voltage (VDD) is one of the most effective techniques to reduce
both static and dynamic power consumption for digital circuits [52]. In SRAM, the
data retention voltage (DRV) defines the minimum VDD under which the data in a
memory is still preserved. It is important to note that when VDD is reduced to the
DRV, all six transistors in the SRAM cell operate in subthreshold region, hence,
show strong sensitivity to variations [70, 72].
DRV depends strongly on WID variations in the back to back inverters, which
causes the bitcell to be imbalanced. This imbalance can be examined using SNM
in standby (wordline is disabled) as shown in Fig. 2.30. If the bitcell is symmetric,
its internal storage nodes Q and QB converge to the metastable point (VM) as VDD
is reduced. Hence, the bitcell does not have stable point, and the stored data is
lost. In contrast, if the bitcell is asymmetric due to WID variations, the bitcell
tend to have a higher DRV than the symmetric case. This can be explained using
SNM, where DRV voltage can be defined as the voltage when SNM is equal to zero.
Note that in the symmetric case, both SNM High (upper-left square) and SNM
Low (lower-right square) decrease symmetrically to zero. However, in the case of
asymmetric bitcell shown in Fig. 2.30, SNM Low is always larger than SNM High,
and the bitcell DRV is limited by the SNM High case. Therefore, the unbalanced
bitcell is more sensitive to VDD when Q node stores a zero [70,72].
2.8.3 Radiation Induced Soft Errors
SRAM are susceptible to dynamic disruptions known as soft event upsets (SEU) [16].
SEU arise due to energetic radiation (Alpha particles or cosmic rays) that hits the
silicon substrate and generates free electron-hole pairs. These electron-hole pairs
can affect the potential of bitcell storage nodes and flip the stored data. To de-
termine the susceptibility of SRAM to SEUs, the critical charge that can cause a
storage node to be disrupted (Qcrit) is calculated. However, with technology scal-
ing, SRAM junction capacitance, cell area and supply voltage are all scaled down.
These reductions have opposing effect on Qcrit and the collected charges. However,
it has been shown that the combined effect causes SRAM single bit SER to satu-
rate or slightly decrease with technology scaling [79–81], as shown in Fig. 2.31. It is
important to note that this trend in single-bit SER does not translate to reduction
in the overall system failure rate due to the rapid growth in embedded SRAM den-
sity. In fact, SRAM systems failure rates are increasing significantly with scaling
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Figure 2.30: Data retention failure mechanism. Upper figures show the bitcell
internal node voltages Q and QB for (a) balanced and (b) imbalanced cell as VDD
is reduced. Lower figures show the voltage transfer characteristics (VTC) of (a)





Figure 2.31: SER fail rate for different technology nodes. SER per bit value tend
to decrease with scaling [61].
and have now become a major reliability concern for many applications [61, 79].
Moreover, it has been shown that process variations lead to large variation in Qcrit
which also affects SER [82].
To mitigate soft errors, several radiation-hardening techniques can be imple-
mented through process technology (e.g., SOI technology), circuit design (e.g., adding
feedback capacitor, larger transistors, memory words interleaving) and architecture
(e.g., parity, error correction codes) or a combination of all these techniques [79].
It is important to note that SER budget for chips or systems is typically set based
on target market requirements (which determines the level of required mitigation).
For example, for single users, single chip applications as in mobile phones, it is
acceptable to have an average failure rate of about one error every two years due
to SER. On the other extreme, the same failure rate is not acceptable for high
reliability systems utilizing hundreds of chips as in telecom base stations or servers
applications [79,80,83].
2.9 Summary
In this chapter, we have presented a survey on the sources of variations that af-
fect nanometer CMOS technology. It was shown that variability is worsening with
technology scaling due to the increase in device variations such as RDF, CD varia-
tion and LER as well as interconnect variations. We also presented an overview on
different research works in the area of analysis and mitigation of variability, where
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there has been a clear trend in utilizing both circuits and architecture approaches
to mitigate variability. In this chapter, we have also shown how process variations
present a huge challenge for SRAM design. This is caused by the increase in SRAM
failure mechanisms as supply voltage is reduced. The following chapters will present
techniques to understand the impact of variation on different circuits, and to cope








The increase of statistical variations in advanced nanometer CMOS technologies
poses a major challenge for digital circuit design. In this chapter, we study the
impact of random variations on the delay variability of a gate, and derive simple
and scalable statistical models to evaluate delay variations in the presence of within-
die (WID) variations. The derived models are verified and compared to Monte
Carlo SPICE simulations using industrial 90nm technology. This work provides new
design insight and highlights the importance of accounting for the effect of input slew
on delay variations, especially at lower supply voltages. This chapter is organized as
follows: in Section 3.1, we introduce the problem of delay variation modeling, and
the objectives of this work. In Section 3.2, we explain the modeling methodology and
present the steps to derive our models. In Section 3.3, our models are compared
with Monte Carlo SPICE simulations using an industrial 90nm technology. In




Variability is a major challenge facing the semiconductor industry [3, 5, 6] due to
aggressive scaling of CMOS technology. As discussed in Chapter 2, variations
due to fundamental physical limits, such as random dopants fluctuation and line
edge roughness (LER) are increasing significantly with technology scaling [3, 7,
25, 33]. Moreover, manufacturing tolerances in process technology are not scaling
at the same pace as transistor’s channel length, due to process control limitations
(e.g., sub-wavelength lithography) [5, 6]. Therefore, within-die (WID) statistical
process variations worsen with successive technology generations. Additionally,
digital circuits show an increased sensitivity to process variations due to low-power
and low-voltage operation requirements, which can result in failing to meet timing
constraints.
To overcome variability challenges, a lot of recent research has attempted to
address the impact of variations on timing. However, most of this research is
primarily intended for statistical static timing analysis (SSTA) tools [9,11,17]. From
a design perspective, a few works have been published in statistical delay modeling
to derive analytical models that provide insight on how variations impact delay.
In [84], a model for gate delay variation was proposed and the delay variation’s
dependence on supply voltage was derived based on Alpha-power model [85]. Here,
a step input was assumed which does not account for the input rise time effect on
delay variation. In [86], the authors presented a semi-analytical model to estimate
the impact of random Vth variation on delay. Despite its accuracy in modeling
gate delay variation, the model is complex and provides little insight to circuit
designers. Therefore, it is more appropriate for a CAD implementation. Recently,
an analytical approach was used in [87] to develop a delay model to study the
impact of process variations on gate delay in both subthreshold and superthreshold
regions. However like [84], the resulting model failed to account for the impact of
input rise time on delay variation.
To facilitate variation-aware design, it is important to derive analytical delay
models that can be used in performance estimation. These models should be sim-
ple, and provide insight on the impact of process variation on delay. In addition,
having scalable models (in terms of bias dependence and technology scaling) is a
fundamental requirement in order to use them for circuit optimization and tech-
nology exploration. Bearing this in mind, in this research we study the impact of
WID variation on gate delay variability. Our goal is to clearly identify how process
variations interact with circuit and design conditions to affect delay variability. In
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particular:
1. we derive simple and scalable statistical models to estimate the impact of
random variation on the delay variation of a gate;
2. the derived models show explicit dependence on design parameters such as
supply voltage, input slope, and output load;
3. for the first time, we model and show the strong impact of input slew on delay
variability and show that delay variation is affected by whether the input slew
is slow or fast1;
4. we analytically derive the conditions to achieve the minimum relative de-
lay variation and verify the results with industrial 90nm technology using
thorough Monte Carlo simulations.
These results are particularly important for the design in nanometer technologies
showing large WID variations [3, 21, 88], as well as for low-power circuits with
reduced supply voltages VDD.
3.2 Model Assumptions and Derivation
One of the main objectives of this work is to derive simple and scalable models that
can be used in design optimization, give insights on how random WID variations
affect delay, and how different design decisions can be used to reduce delay variation.
We ensure that the model is simple and accurate enough to provide clear design
insights into the impact of random variation on delay variability. Having a simple
model is a key requirement to be able to use the model in the optimization at the
circuit and architecture levels. In addition, the model should also account for the
dependence of delay variation on important circuit design decisions such as VDD,
sizing and gate loading. Toward that end, we make the following assumptions:
1. The dominant source of a gate’s delay variation is the transistor’s driving
current variation. While variations in channel length will also introduce fluc-
tuation in the input gate capacitance, nevertheless, this contribution on delay
1The definition of fast or slow input slew will be presented in Section 3.2.2.
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is much smaller than the variation in drive current variation [88]. More-
over, variations in the interconnect are also much smaller than current vari-
ations [3, 88]. Nevertheless, the model can be easily extended to account for
variations in interconnect capacitance.
2. The impact of process variations on delay can be computed using linear ap-
proximation. This assumption is accurate since variations are (by definition)
small compared to the mean value, and device characteristics can be linearized
around their nominal values [34, 84, 87, 89]. Hence, under linear approxima-
tion, the mean propagation delay of the gates can be approximated by the
deterministic gate delay when variations are neglected. Therefore, process
variations will mainly affect the spread (or variance).
3. Vth variations are assumed to be the dominant source of delay variability [3,
84,88]. To simplify the analysis, channel length variations are assumed to only
affect Vth via short channel effects as shown in Eq. (2.2), therefore, can be
included in σ2Vth as shown in Eq. (3.1). It is important to note that the effect
of other process variations on transistor’s drive current can be translated into
an effective variation in threshold voltage.
From a circuit modeling approach, the total variation in Vth due to RDF and
channel length variations as well as other sources of variation, can be formulated
as:
σ2Vth ≈ σ2Vth,RDF + σ2Vth,L + σ2Vth,other (3.1)
Throughout this work, we will be dealing with the total variation in threshold
voltage (σVth) as expressed by Eq. (3.1).
We first look into how process variations affect charging/discharing currents,
that affect the gate delay under a step input TpHL,step. Then, we derive models to
account for the impact of input rise time on delay variation.
3.2.1 Variation in Charging/Disharging Current
In the following sections we look into a High-to-Low transition for an inverter, where
the pull-down NMOS transistor discharges the output capacitance. However, the
results are also applicable for Low-to-High transitions. To a first order, the High-







where C is the output capacitance, Iav is the average discharging current for the
output capacitance, and ∆V is the output voltage swing, where usually 0.5VDD is
used.
In the presence of process variations, both Iav and C will vary due to several
statistical variations mechanisms (e.g., random dopant fluctuation, channel length
variation, etc., as explained in Section 2.2). However, C variation due to intercon-
nect is much smaller than driving current variation [3], and therefore, it will be
neglected as explained earlier. Hence, it is reasonable to say that the main contrib-
utor for delay variation is due to variation in Iav [3]. Nevertheless, in case of large
C variations, the model can be easily extended to account for this effect.
A small change in Iav (∆Iav) will cause incremental change in propagation delay
Tp (∆Tp) which can be calculated using Taylor expansion for Eq. (3.2) around the







where ∆Iav is the variation in the average discharging current.
For a step input with zero rise/fall time, Iav is comprised of the driving current
of only one transistor in the inverter since the other transistor will be immediately
OFF after the input changes state. However, if rise/fall times are finite, Iav will
be a function of NMOS and PMOS currents since both transistors will be ON si-
multaneously for a certain duration in the switching. In our derivation, we will
neglect the contribution of the partially OFF transistor in Iav variations to simplify
the analysis. Therefore, ∆Iav variation will be composed of only NMOS current
variation when discharging (e.g., ∆Iav/Iav = ∆In/In) and PMOS current variation
when charging (e.g., ∆Iav/Iav = ∆Ip/Ip), where In and Ip are the drain saturation
currents for NMOS and PMOS devices, respectively. This assumption will be jus-
tified by the good accuracy of the model compared to Monte Carlo simulations as
will be shown in Section 3.3.
Due to device variations, ∆Iav will be a function of different types of process
variations as shown in Section 2.2. However, since Vth fluctuations due to RDF
and LER increase significantly with technology scaling at a rate much higher than
the other types of variations [3,33], it is useful to concentrate on the impact of Vth
variations on Iav. In addition, the variation in other sources can be lumped into
Vth variation as shown in Eq. (3.1). Using Taylor series, we can approximate the
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The effect of Vth fluctuation on transistor’s current can be calculated by assuming
that VGS fluctuates with a value of ∆Vth, while Vth itself is constant. This idea
is not new as it has been widely used in analog design in combination with small
signal analysis to find the impact of statistical variations on sensitive analog circuits
(e.g., how Vth mismatch affects differential amplifier offset and current mirror ac-
curacy [29], [34]). Therefore, Eq. (3.4) can be written as:
∆Iav = − ∂Iav
∂VGS
∆Vth = −gm ∆Vth (3.5)
where gm = ∂Iav/∂VGS is the transconductance of the device. Mathematically,
this can also be justified by noticing that in all regions of MOSFET operation, the
drain current shows a dependence on VGS − Vth, hence, by using differentiation by
substitution, we can reach the same conclusion [18,24,34,90].










From this equation, it is clear that Vth fluctuation directly impacts delay variation
after being multiplied by gm/ID. This shows that gm/ID has a strong impact on
delay variations. Therefore, it is important to investigate the bias dependence of
gm/ID.
Fig. 3.1 shows typical dependence of gm/ID
2 versus the overdrive voltage
VGS −Vth. At a high overdrive voltage, the transistor is in strong inversion and the
value of gm/ID is small and it increases as the overdrive voltage is reduced (approx-
imately following a 1/(VGS−Vth) dependence). However, as the device enters weak
inversion or subthreshold operation, gm/ID saturates and reaches a maximum value
of gm/ID = 2.3/S, where S is the subthreshold slope [24]. Typically, S ranges from
80-100 mV/decade for advanced CMOS technologies, hence, the maximum value for
gm/ID is typically around 23 to 29 V
−1. Since delay variations are directly propor-
tional to gm/ID, ∆Tp,step/Tp,step will follow the same bias dependence for gm/ID as
shown in Eq. (3.6). Therefore, as VDD is reduced, the impact of variations increases
significantly.
2In analog design, this ratio of transconductance to current is called the transconductance
efficiency. This ratio is fundamental to MOSFET and provides guidance to designer, on the
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Figure 3.1: Typical bias dependence of gm/ID versus overdrive voltage VGS − Vth
for a device in saturation region [34]. In strong inversion, gm/ID initially increases
proportional to (VGS − Vth)−1 as VGS is reduced and saturates toward a maximum
value of 2.3/S, where S is the subthreshold slope.
3.2.2 Impact of Finite Input Slew on Delay Variation
The delay variation of a gate in a real circuit cannot be predicted by assuming
a step input as in Eq. (3.6). This is because the dynamics of switching for a
gate are much more complicated when the input has a finite rise time. It is well
known that the input signal rise time (i.e., input slope or slew) has a strong impact
on delay [85, 91, 92]. Therefore, there has been much work to model the impact
of finite input slope on delay. Since these models were mainly derived to give
accurate predication of delay, they tend to be very complicated. This limits their
capability of providing design insights or guidelines when accounting for statistical
variations [91,92].
While there has been much work on how delay is affected with input slope,
interestingly, there has been very limited work that accounts for input slopes effect
on delay variation. In [86], the authors account for impact of input slew on delay
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variation using a semi-empirical model, which, although accurate, does not present
clear design insights due to it complexity. Recently in [89], a numerical model
was developed to account for input slew effect on delay variation. However, the
design parameters are not explicit and the model does not provide an intuitive
understanding of how different design decisions affect delay variation.
In this section, we model the impact of input rise time (Tr) on delay variation
σTpHL of an inverter. As mentioned earlier, our goal is to derive simple delay
variation models that provide insight for designers. For example, the model should
enable us to estimate delay variation from the knowledge of basic technological and
design parameters. It is important to note that the accuracy of modeling gate delay
itself is not required in this case. Therefore, in our derivations, instead of focusing
on accurately modeling the propagation delay as in [91, 92], we explore several
simplifications that would allow us to reach a design-oriented delay variation model
that is simple, accurate, and enables us to explore different design tradeoffs.





≈ Ip − In (3.7)
where CL is the load capacitance (including diffusion, wire loading, the following
gate’s input capacitance and the impact of Miller capacitance). Ip and In are the
PMOS charging and NMOS discharging currents, respectively. For a High-to-Low





In our derivation, we focus on the supply voltage range covering strong inversion
region and we do not account for subthreshold operation. To simplify the analysis,





0 VGS ≤ Vth






where Vth is the threshold voltage of the NMOS pull-down transistor, ḱn is a tech-
nological parameter, α is an exponent ranging from 1.4 to 2 depending on whether
the transistor is in velocity saturation or pinch-off saturation, W and L are the
width and length of the transistor, respectively.
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where Tr is the input rise time defined from 0 to 100%. In a real circuit, the
input is not exactly linear, since it is essentially the output of the preceding gate.
Nevertheless, the assumption of a linear input ramp will not affect the validity of
the final results [91, 92].
Solving the differential equation Eq. (3.8) for Vout, and noticing that there are














Tr ≤ t ≤ Tr




VDD(α + 1)− (αVDD + Vth)
]
for t ≥ Tr
(3.12)
For a given input rise time, Vout discharges toward VDD/2 following one of the
above two equations, depending on the gate output loading CL and driving capa-
bility through kn and VDD. For a fast input transition, the output load capac-





> Tr). In this case, the High-to-Low propagation delay TpHL can

























On the contrary, for a slow input transition 3, the output load capacitor dis-
charges to VDD/2 before Vin reaches VDD. Therefore, for a slow input transition














3In this case, we use Vout(t) which is valid in the region VthVDD Tr ≤ t ≤ Tr and find the time t
where Vout = VDD/2.
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The question now is what is the value of Tr which defines the boundary between
fast and slow input rise times. By equating Eq. (3.13) and Eq. (3.15) we can find
the value of the boundary rise time Trb as follows:








It is important to note that Trb defines the boundary between a fast or slow input
rise time Tr. These different regions of input rise time will have strong impact on
delay variation as will be shown later in the results section.






























where Trb is defined in Eq. (3.17).
We can now use Eq. (3.18) to calculate σTpHL assuming that the random variable
Vth varies around its nominal value Vth with a ∆Vth having a zero mean and a








































































where Eq. (3.6) was used to model the variation in the second term in Eq. (3.20),
and Alpha-power model was used to approximate the term gm/ID in Eq. (3.21) to
get Eq. (3.22).
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Therefore, the delay variation σTpHL due to Vth variation can be computed for

















for Tr > Trb
(3.24)
where Trb is defined in Eq. (3.17).
As shown in Eq. (3.24), when Tr is slow, delay variation is simply Tr σVth/VDD.
To understand how at slow input slew delay variation takes this form, let’s look
at the dynamics of switching for an inverter driven by a slow input signal Vin as
shown in Fig. 3.2. Let’s further assume that the output voltage will not begin
discharging except when Vin is greater than Vthn for the NMOS device. In the case
of no variations (∆Vthn = 0), the propagation delay for the inverter is equal to the
nominal propagation delay Tp, measured from the time Vin crosses VDD/2 to Vout
crossing the same value, as shown in Fig. 3.2. However, if due to Vthn variation we
have ∆Vthn > 0, as shown in Case 2, the starting point for discharging the output
shifts to the right. Hence, the propagation delay increases by ∆Tp. Similarly, if
∆Vthn < 0, the starting point for Vout discharge shifts to the left and Tp reduces
by ∆Tp. It is clear that the variation in Vth causes delay variation due to the
finite input rise time as shown in Fig. 3.2 and explained above. As Vth fluctuates,
the starting point of discharging changes, which consequently adds up to delay
variation. It can be shown that this effect will give delay variation of Tr
VDD
σVth , as
captured in Eq. (3.24) for the case of Tr > Trb.
3.2.3 Minimum Relative Delay Variation σTp/Tp
Based on the derived delay variation model in Eq. (3.24), it is useful to investigate
whether there are certain conditions that can be used to minimize the relative
delay variation, defined as the ratio of delay variation to nominal delay σTp/Tp.








Case 1: Vout nominal 
(∆Vthn=0)
Case 2: Vout , ∆Vthn >0










Figure 3.2: Delay variation for an inverter driven by a slow input rise time. Vari-
ation in Vthn affects the starting point of the switching, hence, introduces delay
variation. Inverter delay is shown for three cases: 1) Nominal case with no Vthn
variation (∆Vthn = 0) and nominal propagation delay Tp, 2) case with positive
Vthn shift (∆Vthn > 0) and increased propagation delay Tp + ∆Tp and 3) case with
negative Vthn shift (∆Vthn < 0) and decreased propagation delay Tp −∆Tp.
the design of clock distribution networks to minimize skew as well as in self-timed
paths used in memory timing.
From Eq. (3.24) and Eq. (3.18), we can calculate the relative delay variation
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|Tr<Trb versus Tr may show an increasing or decreasing trend
depending of the value of VDD, as will be shown in Section 3.3. However, in the case
of slow Tr, from Eq. (3.26),
σTpHL
TpHL
|Tr>Trb will always increase as Tr increases, hence,
its minimum occurs at Tr = 0. Therefore, for a given VDD, if both Eq. (3.26) and
Eq. (3.25) increase as Tr increases, then the minimum relative delay variation will






|Tr>Trb show opposite trends
versus Tr, then the minimum point will occur in the boundary point between these








|Tr<Trb changes its slope versus Tr. Therefore, by utilizing the above
mentioned trends, we can show that for a given supply VDD, there exists a certain




















2−α is the supply voltage at which
σTpHL
TpHL
|Tr<Trb changes its trend
versus Tr.




At high supply voltages, VDD >
2Vth
2−α , the minimum
σTpHL
TpHL
occurs when Tr = 0,
therefore,
α σVth
VDD−Vth defines the lower bound on relative delay variation. Hence, any
further increase in Tr will not only increase the absolute delay variation σTpHL as





However, an interesting behavior occurs as the supply voltage is reduced below
2Vth
2−α . The minimum
σTpHL
TpHL
occurs at Tr = Trb defined in Eq. (3.17), and its value
is determined by the ratio of 2σVth to the supply voltage VDD. Identifying such
trends is important, as they can be utilized in optimizing delay variation for circuits
working at lower supply voltages to reduce power consumption. In addition, circuits
which are sensitive to skew (e.g., clock networks, memory self-timed paths), rather
than the delay itself, can benefit from this finding as well.
3.2.4 Input Slew Variation
In our derivation, we assumed that Tr is constant. In reality, statistical process
variations in a stage will also add to delay variation in the following stage. This is
due the slope of the transition at the intermediate node between the two stage [86].
Tr will show statistical variation due to random variations in the previous gate’s
driving current. To calculate the impact of Tr variation on delay, we assume that
Tr follows a normal distribution (similar to delay distribution). Hence, the random
variable Tr varies around its nominal value Tr with a standard deviation of σTr .







can be calculated from Eq. (3.18).
Now, the total delay variation due to Vth and Tr variations can be calculated






where σTpHL,tot is the total delay variation due to both Vth and Tr variations.
Eq. (3.29) shows that the total variation is the root mean square of delay vari-
ation from each component independently. This is valid since we are dealing here
with random variations, hence, the correlation between the two delay variation
components is zero.
As shown in Eq. (3.29), Tr variation increases the total delay variation. In
addition, the total delay variation trend will depend on the relative magnitude of
both σTpHL and σTpHL,Tr (if one component is much larger than the other, it will
dominate the total delay variation trend). Therefore, it is important to analyze
how Tr variation affects the minimum relative delay variation discussed in the
Section 3.2.3. Unfortunately, detailed derivation for the minimum relative delay
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variation including Tr variation is not easy, and does not provide clear design insight.
Therefore, we will rely on simulation results to analyze this issue, as will be shown
in Section 3.3
3.3 Results and Discussion
To verify the stage delay variation models, we compare the analytical models to sim-
ulation results using an industrial 90nm technology with technological parameters
shown in Table 3.1. A thorough analysis using SPICE simulation is performed to
validate the model. Monte Carlo SPICE simulation is used to estimate the impact
of statistical variations on delay variability.
Table 3.1: 90nm Technology Information and in-
verter sizing for LX drive strength.
NMOS PMOS
Nominal VDD 1.0—1.2 V
W/L (µm/µm) 0.22/0.1 0.39/0.1
Vth
A (mV) 260 290
σVth(mV) 18 13.5
ID,sat
B (µA) 183 131
A |VGS| = |VDS| = 1.2 V.
In the following, we present the validation results for the proposed delay varia-
tion model. Inverters of different fan-out (FO) were used to examine the model’s
accuracy. Input slew was varied to find the impact of input rise time Tr on delay
variation. For each Monte Carlo run, the delay of the inverter is measured using
transient simulation. Large number of Monte Carlo runs (1000 to 4000 runs) were
used to reduce the error associated with the statistical determination of the delay’s
mean and standard deviation. The simulations are repeated for different supply
voltages from 0.6 V to 1.2 V to find the impact of reducing supply voltage on delay
variability.
Inverters with LX drive strength from the standard cell library in this 90nm
technology were used in simulation setups, as shown in Table 3.1. Hardware cali-
brated statistical models were used to account for Vth variations. Random variations
are typically inversely proportional to the square root of the active device’s area,
as shown in Section 2.2 [93]. Therefore, the gates with lowest driving strength
(LX drive) from the standard cell library typically show the largest delay variation.
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Hence, they are appropriate for use to verify the proposed models. Nevertheless,
the results are also valid for inverters of larger sizes which are used in critical paths.
Fig. 3.3 shows typical histograms for Tp (TpHL and TpLH for different supply
voltages) from Monte Carlo simulation with a superimposed Gaussian distribution,
which shows that delay distribution can be approximated by a Gaussian distribu-
tion. Fig. 3.3 also shows that reducing supply voltage significantly increases the
relative delay variation.



















































VDD = 0.6 V
µ      = 34.2 ps
σ      = 2.8 ps
σ/µ   = 8.1 %
VDD = 1.2 V
µ      = 9.4 ps
σ      = 0.37 ps
σ/µ   = 3.95 %
VDD = 0.6 V
µ      = 37.3 ps
σ      = 2.4 ps
σ/µ   = 6.3 %
VDD = 1.2 V
µ      = 11.7 ps
σ      = 0.39 ps
σ/µ   = 3.31 %
Figure 3.3: Tp Histogram for a single stage using Monte Carlo SPICE simulation
(4000 runs): a) TpHL at VDD = 0.6 V (Tr = 42.3 ps), b) TpHL at VDD = 1.2 V
(Tr = 25.8 ps), c) TpLH at VDD = 0.6 V (Tf = 34.5 ps) and d) TpLH at VDD = 1.2 V
(Tf = 21.7 ps). Also shown: a Gaussian distribution having the same mean and
standard deviation. Tr and Tf values correspond to the rise and fall times assuming
the inverter is driven by another inverter of the same size.
Fig. 3.4 shows the deterministic TpHL, TpLH and Tp using transient simulation for
FO1 inverter. Also on the same plot, µTpHL and µTpLH from Monte Carlo simulations
are shown. Clear agreement between TpHL and µTpHL , as well as between TpLH and
µTpLH , justifies the linearity assumption used in Section 3.2 down to VDD=0.6 V
(i.e., process variations do not affect the delay’s mean, but affect the delay spread).
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In Section 3.2.2, we have shown that input slew has a strong impact on delay
variations. Fig. 3.5 shows the simulation result for σTpHL at VDD = 0.7 V. Note that
each data point represents the delay variation σTpHL calculated from 1000 Monte
Carlo runs at that specific value of input slew Tr. Fig. 3.5 also shows the results
from our proposed models for σTpHL for fast and slow Tr (Eq. (3.24)). The proposed
models matches the simulation results.











































Figure 3.4: Tp versus VDD for a single stage showing the nominal High-to-Low
(TpHL), Low-to-High (TpLH), and the average Tp. Also shown are µTpHL and µTpLH
for both nominal rise/fall time and step input using Monte Carlo simulation.
Clearly, σTpHL increases linearly with Tr as was shown in the proposed model
Eq. (3.24). In addition, as expected from the proposed model derivation in Section
3.2.2, there is certain value of Tr which defines a boundary point between fast and
slow input slew. This point is Trb as shown in Eq. (3.17). For TpHL,step = 22.8 ps at
VDD = 0.7 V, Vth = 0.26 V, α = 1.5 (extracted from fitting Id−VGS characteristics
to the Alpha-power model), and using Eq. (3.17) we find that Trb = 90.75 ps which
agrees well with the point where the slope of σTpHL changes abruptly.
Eq. (3.24) shows that σTpHL is an increasing function of Tr, and σTpHL is the
maximum of two lines intersecting at Trb and therefore, Eq. (3.24) can also be
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Figure 3.5: Delay variation σTpHL versus Tr at VDD = 0.7 V for FO4 inverter


















where max{} is the maximum of the two terms inside the brackets.
It is important to note how the slope of σTpHL increases significantly when Tr is
larger than Trb, as shown in Fig. 3.5. Therefore, as a design guideline, it is useful
to always try to reduce Tr for circuits and paths which are sensitive to variability.
In addition to the absolute delay variation σTpHL , it is useful to look at the
relative delay variation σTpHL/TpHL. Fig. 3.6 shows the measured and modeled
σTpHL/TpHL for FO4 inverter versus Tr at VDD = 0.7 V. Good agreement is shown
between the measurements and the proposed model. Fig. 3.6 also shows that ini-
tially, as Tr increases, σTpHL/TpHL reduces and reaches a minimum point and any
future increase in Tr increases the relative delay variation. This was expected from
our analysis, as derived in Section 3.2.3. Using Eq. (3.27) and substituting for
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Vth = 0.26 V and α = 1.5, we find that VDD = 0.7 V is smaller than
2Vth




|min is computed as 2σVthVDD = 2 × 18mV/0.7V= 5.14%. This agrees
very well with the minimum σTpHL/TpHL shown in figure Fig. 3.6. This shows the
accuracy of the proposed model.





































 ≈ 5.14 %
Figure 3.6: Relative delay variation
σTpHL
TpHL
versus Tr at VDD = 0.7 V for FO4 inverter
from Monte Carlo simulation. Also shown are the results from the proposed model.
A minimum point for
σTpHL
TpHL
is shown at Tr =90 ps.
From Fig. 3.6, we see that
σTpHL
TpHL
|min occurring at Trb is 25% lower than σTpHLTpHL |step.
Therefore, this minimum point can be used to minimize the relative delay variabil-
ity by noticing that the optimum Tr value can be converted to a constraint on gate
sizing optimization for cascaded stages (i.e., Tr is determined by the driving capa-
bility of the driving gate and the capacitive loading, which is the sum of output
capacitance of the driving gate and input capacitance of the following gate).
As VDD value is increased above
2Vth
2−α ≈ 1 V, Eq. (3.27) shows that the minimum
σTpHL
TpHL
occurs at Tr = 0. This is shown in Fig. 3.7, where σTpHL/TpHL versus Tr
is shown for VDD = 1.0 V. Good agreement is shown between the proposed model
and the measurement results. While at this supply voltage, the increase in
σTpHL
TpHL




significant. Relative delay variation increases ∼2X when Tr increase from Trb to
3Trb. From the above discussion, we can say that by trying to constrain Tr values
to be approximately equal to Trb, we can either achieve the minimum relative delay
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variation (for Vth < VDD <
2Vth
2−α ) or we will ensure that
σTpHL
TpHL
is not in the range
which is strongly dependent on Tr (for VDD >
2Vth
2−α as shown in Fig. 3.7).
































Figure 3.7: Relative delay variation
σTpHL
TpHL
versus Tr at VDD = 1.0 V for FO4 inverter
from Monte Carlo simulation. Also shown are the results from the proposed model.
Fig. 3.8 shows how changing FO affects σTpHL . For each FO, there are different
values of Trb, since Trb is proportional to TpHL,step as shown in Eq. (3.17). It is
clear that when Tr is slow (Tr > Trb|FO), the value of σTpHL becomes independent




in Eq. (3.24), which is independent of the gate’s FO. However, for fast input slew
(Tr < Trb), increasing the FO directly translates to higher delay variation, which
is also predicted by the proposed model. The relative delay variation trends for
different FOs are shown in Fig. 3.9.
In Fig. 3.10, σTpHL from our model is plotted versus Monte Carlo simulation
results for different loading (FO1, FO2, FO4) and VDD (0.7 V, 1 V) conditions. The
maximum error is 10.3% and the average error is 3.5%. Good agreement between
our model and Monte Carlo simulations results justifies the assumptions used to
derive the model as explained in Section 3.2.
In Section 3.2.4, we showed that the Tr variation affects delay variation of the
gate, as shown by Eq. (3.28) and Eq. (3.29). Fig. 3.11 shows how Tr variation
affects σTpHL . Tr variation increases delay variation as shown in the figure. For
small values of Tr variations, we see that there exists a minimum relative delay
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Figure 3.8: σTpHL versus Tr at VDD = 0.7 V for different loading conditions (FO1,
FO2 and FO4).












































versus Tr at VDD = 0.7 V for different loading conditions (FO1,
FO2 and FO4).
variation point, as shown for the cases of σ
µ
|Tr =3% and σµ |Tr =6%. However, as
σ
µ
|Tr increases, its impact on delay variation increases, hence it can dominate the
total delay variations trend. This can be seen in the case of σ
µ
|Tr =9%, where the
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Average Error = 3.47 %
Max Error = 10.3 %
Figure 3.10: σTpHL from our proposed models Eq. (3.24) versus Monte Carlo simu-
lation results for different VDD and loading (FO1, FO2 and FO4) conditions.
minimum relative delay variation point moves towards lower Tr. Further increase
in σ
µ




shows monotonic increase versus Tr. However, it is
important to note that Tr variation depends on the previous gate driving capability
(σ
µ
|Tr will be proportional to σµ |Ip of the previous gate). Therefore, σµ |Tr should be in




As was shown in the previous discussions, the proposed delay variation model is
based on easily measurable parameters, which can be directly extracted from mea-
surement or from simulation (i.e., DC simulation for gm/ID and transient simulation
for Tp) as well as from technology information (i.e., σVth , Vth, α). In addition, our
delay variation model is also very simple and efficient (compared to Monte Carlo
simulation, which is computationally intensive).
The model can be used to explore different design tradeoffs to reduce delay
variability. Moreover, the model can be used to apply constraints on Tr when
optimizing gates size in order to minimize delay variation.
62





















































































































































Figure 3.11: Impact of Tr variation on delay variation at VDD = 0.7 V for FO4





In this section, we look at some of the design insights and implications that can be
identified from the proposed models in this work. The simple forms of Eq. (3.24)
and Eq. (3.27) allow us to have clear insights for several design issues as discussed
below:
1. Input rise time has a strong impact on delay variation σTpHL , and the sen-
sitivity of delay variation to Tr has two different sensitivities depending on
whether Tr is fast or slow (i.e., Tr < Trb or Tr > Trb, respectively). This is
shown in the model as well as verified using Monte Carlo simulation (as was
shown in Fig. 3.5). Therefore, to minimize delay variation, it is important to
reduce Tr in the design, which can be achieved using adequate sizing. This
condition is similar to the conditions required to reduce short-circuit power
consumption by optimizing the input rise time of the gates [94].
2. For a fast input rise time (Tr < Trb), σTpHL is proportional to Tr/(1+α). How-
ever, as input rise time is increased exceeding Trb, delay variation increases
proportional to Tr. Therefore, for large Tr, delay variation sensitivity to input
rise time is 2.5X larger than the fast input rise time case (assuming a typical
value of α ≈ 1.5 in deep submicron technologies). This shows the importance
of accounting for delay variation especially for slow input rise times.
3. For slow input rise time, delay variation is independent of the step input delay
variation or the output loading of the gate. In fact, σTpHL is only function of
Vth variation through σVth/VDD term in Eq. (3.24), as well as on the input rise
time Tr which is determined by the ratio of preceding gate driving capability
to input capacitance of this gate. This is also confirmed using the simulation
results in Fig. 3.8, where σTpHL is identical for inverters having different FOs
when Tr is large.
4. σTpHL,step is the minimum delay variation for a gate and can only be achieved
for very fast input slope (i.e., step input with Tr → 0). However, in reality,
delay variation will always be larger than the value predicted by σTpHL,step ,
especially at large values of Tr, and can be an order of magnitude larger than
σTpHL,step .
5. Variation in Vth increases delay variation linearly. With the significant in-
crease in Vth variability with scaling, similar increase in a gate’s delay varia-
tion is expected, and is exacerbated with the reduction of VDD.
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|min, which can be calculated using Eq. (3.27). As VDD
is reduced below 2Vth/(2−α), σTpHLTpHL |min = 2σVth/VDD and occurs when input
rise time equals Trb. This finding can be used to reduce the relative delay




. It is important to note that Trb/TpHL,step increases as VDD is
reduced as shown in Eq. (3.17). This implies that the optimum FO to achieve
σTpHL
TpHL
|min increases as VDD is reduced.
7. Tr variation from previous stage increases the delay variation for the current
stage. In addition, Tr variation affects the minimum relative delay variation
point and moves it towards lower Tr values. For excessively large Tr variation,
the minimum relative delay variation point disappears since the gate delay
variation becomes dominated by the input slew variation effect.
While this work has focused on delay variation of a single stage (inverter), it
can be extended to model path delay variation. In that case, the input Tr used
in the proposed model can be computed from the output slew of the preceding
gate. Therefore, the delay variation of each gate in a path can be computed using
Eq. (3.24) and the total delay variation can be computed using Eq. (3.29) [23].
Process variations in the interconnect lead to gate delay variations. However,
interconnect capacitance variation impact on delay variation is much smaller than
drive current variation [3, 88]. In addition, the negative correlation between inter-
connect resistance and capacitance further reduce the impact of RC delay varia-
tion [95]. Therefore, it is fair to neglect interconnect variation in this work, since the
objective focus is to derive simple models that provide design insights. Nevertheless,
the proposed models can be easily extended to include capacitance variation, since
interconnect capacitance shows no bias dependence and appears as a multiplicative
term in delay calculation.
In this research, we focus on WID variations because, from a circuit point of
view, WID variations are much more difficult and complex to model compared to
die-to-die (D2D) or global variations. Accounting for D2D variations can be easily
performed using corner models, however, WID variations require accounting for
delay variation in each gate differently. Our models facilitate this type of WID
delay variation analysis. Corner based D2D simulation can be combined with our
WID models to predict the delay variation of the path without going through Monte
Carlo simulation. Our models for delay variation are not limited to WID variations
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in the sense that they can handle process variations in general. However, since
WID variations are typically smaller in magnitude compared to D2D variations,
therefore, the linear assumption described in Section 3.2 is valid for the case of
WID. But, its validity may be questioned in the case of D2D variations. Therefore,
it is more accurate to use D2D based corner model simulation and combine it with
our WID models to find the impact of total variations (WID and D2D) on delay.
It is important to note that the key for reaching our simple models is that
we focus on the accuracy of delay variation, while in previous works [91, 92] the
focus was on the accuracy of delay itself. In our models, as show in Section 3.2.2,
several simplifications were made in order to reach the simple closed form shown
in Eq. (3.24) and Eq. (3.27). To simplify the analysis, we neglect effects that
are not function of Vth of the active device (NMOS in the case of High-to-Low
transition), while we completely understand their strong impact on delay. Miller
effect, PMOS current and capacitance bias dependence strongly affect TpHL of the
gate. Nevertheless, to a first order, these effects do not change σTpHL . This was also
confirmed by the good accuracy of our models as shown in Section 3.3. Therefore,
neglecting these effects does not limit the accuracy of our models. Instead, these
assumptions allow us to reach the simple form of delay variation which is attractive
for design.
3.5 Summary
The increase in WID process variations in nanometer technologies has a strong
impact on delay variability. In this chapter, we presented analytical derivation for
statistical delay variation model in the presence of WID statistical variations. The
accuracy of the proposed models has been validated with Monte Carlo SPICE simu-
lation results for an industrial 90nm technology over a wide range of supply voltages,
input slew and output loading. Using the derived model, we showed that input slew
has a strong effect on delay variation. In addition, slow input slews increase delay
variation significantly compared to fast input slews where the boundary between
fast and slow input slew can be estimated as shown in Eq. (3.17). In addition,
for slow input slew, delay variation is simply Tr
VDD
σVth , which is independent of the
gate’s electrical properties (i.e., driving capability) or loading. It was also shown
that as supply voltage is reduced below 2Vth
2−α , there is an optimum value of input







This finding is important in designing clock distribution network where the objec-
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tive is to minimize skew in different branches of the distribution networks and for
self-timed paths used in memory timing.
The derived statistical models are simple, scalable, bias dependent and only
require the knowledge of easily measurable parameters. In addition, the models are
also very efficient compared to Monte Carlo simulations. This makes them useful




A Methodology for Statistical
Estimation of Read Access Yield
in SRAMs
The increase of process variations in advanced CMOS technologies is considered one
of the biggest challenges for SRAM designers. This is aggravated by the strong de-
mand for lower cost and power consumption, higher performance and density which
complicates SRAM design process. In this chapter, we present a methodology for
statistical simulation of SRAM read access yield, which is tightly related to SRAM
performance and power consumption. The proposed flow enables early SRAM yield
predication and performance optimization in the design time, which is important
for SRAM in nanometer technologies. Section 4.1 introduces the problem of SRAM
yield estimation, and in section Section 4.2, some challenges for statistical SRAM
design are described. In Section 4.3, we describe and model the dominant sources
that affect SRAM read operation and increases read failures. In Section 4.4, the
proposed read failure definition is presented, and the yield estimation flow is ex-
plained. In Section 4.5, the proposed methodology is verified using measured silicon
yield data from a 1Mb memory fabricated in an industrial 45nm technology. Finally,
in Section 4.6, we summarize our findings.
4.1 Introduction
Random variations in nanometer ranges technologies are considered one of the
largest design considerations [3,5]. This is especially true for SRAM memories, due
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to the large variations in bitcell characteristics. Typically, SRAM bitcells have the
smallest device sizes on a chip. Therefore, they show the largest sensitivity to dif-
ferent sources of variations - such as random dopant fluctuations (RDF), line-edge
roughness (LER) and others [14, 96]. While variations in logic circuits have been
shown to cause delay spread [17, 84] which reduces parametric yield, for SRAMs,
process variations also cause the memory to functionally fail, which reduces the
chip’s functional yield. With lower supply voltages and higher variations, statis-
tical simulation methodologies become imperative to estimate memory yield and
optimize performance and power.
As explained in Section 2.8, there are different types of SRAM bitcell failure
mechanisms, such as static noise margin stability fails (cell may flip when accessed),
write fails (bitcell cannot be written within the write window), read access fails (in-
correct read operation), and retention fails [12–14]. In this work, we concentrate on
estimating yield loss due to read access failures, as this type of failure has a strong
impact on determining performance and power consumption of the memory. More-
over, it has been shown that read access failure is the dominant failure mechanism
at normal operating conditions [13].
Recently, there have been few works in the area of SRAM design methodologies.
In [14], the authors present a worst-case analysis to account for weak cells and
presented guidelines for SRAM timing to achieve high yield. In [12,13] the authors
model access failures by statistically accounting for bitcell read current variation
as well as for the impact of access transistor leakage [13]. These previous works
have focused on determining memory yield for a given sense amplifier (SA) offset
(i.e., estimating access yield for a fixed value of bitlines differential voltage), which
implies that worst-case analysis is assumed for the SA offset, although statistical
analysis is used for bitcell read current variations.
In this chapter, we generalize the access failures to “statistically” include the
SA offset distribution. This is important for SRAM circuit designers as it reduces
the pessimism of assuming worst-case SA offset and worst-case bitcell. In addition,
for the first time, we include the impact of sensing window variation on yield,
which can have a strong impact on memory performance. The proposed statistical
yield estimation methodology for access failures accounts for bitcell read current
variations, sense amplifier offset, and sensing window variations, as well as leakage
from other bitcells on the same column. In particular, the proposed methodology
helps answer the following questions for SRAM designers:
1. What is the maximum achieved performance (minimum sensing window) for
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a given yield requirement;
2. How much is the achievable improvement in yield if SA offset is improved by
a certain amount (i.e., increasing SA area or changing SA topology);
3. How to compare the expected yield for memories having similar densities but
different architectures (i.e., yield for different memory options).
4.2 Challenges of SRAM Statistical Design
The read path in SRAM memories is typically a part of the critical path, which
determines the memory access time (performance) [97]. Fig. 4.2 shows read path
in an SRAM memory, which consists of array of bitcells accessed using a shared
sense amplifier (SA). Each column of bitlines is selected using a column select mul-
tiplexer depending on the input addresses. Prior to selecting row and columns, the
bitlines (BL and BLB) and sense lines (SL and SLB) are precharged to VDD. Read
operation begins by selecting the column using the PMOS pass-gate and activating
the wordline (WL) of the selected row, as shown in Fig. 4.3. Depending on the
stored data in the bitcell, one side of the bitlines begins to discharge the bitline
capacitance using the bitcell read current (Iread). Therefore, a small differential
voltage is generated at the inputs of the voltage sense amplifier (VSAin). To ensure
correct read operation, the SA is enabled using a control signal (SAEN) after a
sufficient differential signal VSAin is developed, which is amplified by the SA to a
digital output level.
The delay difference between the WL activated and the SA enabled is called
“read sensing window” (twl2saen), as shown in Fig. 4.3. twl2saen has direct impact on
the memory performance as it contributes a large percentage of the memory access
time (∼ 30%) [73]. In addition, twl2saen has direct impact on the dynamic power
consumption. As twl2saen increases, the bitlines differential increases, which should
be recovered by the precharge circuitry after each memory access cycle 1. In the
meantime, increasing twl2saen increases VSAin, which reduces the probability of read
failure due to SA input offset. Hence, it is always desirable to reduce twl2saen as long
as correct read operation is ensured. Therefore, there is a strong tradeoff between
yield and performance/power for SRAM, which is one of the most important design
decisions for memory designers.














Figure 4.1: Yield versus performance tradeoff for SRAM design.
Fig. 4.1 shows typical yield2 versus memory access time which is inversely pro-
portional to the memory’s maximum frequency (performance) for a given memory
design and architecture. As the access time is shortened, by reducing twl2saen, mem-
ory yield drops. This is because as twl2saen reduces, the SA input differential VSAin
reduces causing the sense amplifier to sense the stored data incorrectly. Moreover,
memory density has strong impact on the yield v. performance tradeoff. As the
memory density increases (e.g., by using multiple instances of the same small mem-
ory macro), the whole curve shifts towards higher access time. Therefore, to achieve
the same yield target similar to the smaller density, a larger memory will require
larger access time. If the performance is fixed, memory yield reduces for higher
densities. This type of yield v. performance tradeoff is very critical for memory
design, and requires statistical analysis and approaches.
The statistical nature of SRAM failures requires statistical simulation techniques
in order to account for these failure mechanisms early in the design cycle. Unfor-
tunately, the problem of statistical design from memories is aggravated by circuit
simulation speed and capacity limitations. Due to the large size of SRAM memo-
ries, it is very difficult to run Monte Carlo simulations for the whole memory. Even
if the computational resources allow Monte Carlo simulation for the whole memory,
a large number of Monte Carlo runs is required. For example, more than 2 × 106
Monte Carlo runs are required to examine for one failure in a 2Mb memory, due
to the rare event of having read current a weak bitcell exceeding 5σ of bitcell vari-
ations. Therefore, SRAM designers typically use worst-case approaches to ensure
high yield by designing for the worst-case bitcell for a given memory density [14].































Figure 4.2: Simplified SRAM read path.
However, this worst-case design technique negatively impacts the performance as
well as increases power consumption. In addition, worst-case approaches show no
clear relation between yield and performance.
Previous works in the area of statistical design for memories define a successful
read access as the probability of having the bitlines reach a fixed voltage ∆min for
a fixed access (sensing) window twl2saen [12, 13]. In [12, 13], although statistical
analysis is performed on Iread, however, by assuming fixed ∆min and twl2saen, this
means that worst-case is assumed for the sense amplifiers as well as for the sensing
window. In addition, previous models assumed that BL discharge could be coupled
directly to the SA inputs. However, in reality, due to the on resistance of PMOS
column select device, the sense line is usually slower than the bitline discharge,
and longer time is required to achieve certain differential voltage [97]. Hence, the
above mentioned techniques are more appropriate for bitcell technology optimiza-
tion, while a new access failure estimation methodology is required for memory
circuit design that can account for different sources of access failures in a single













Figure 4.3: Timing diagram for SRAM read operation.
In the following sections, we go through the different sources that affect access
failures. Following that, we present a new read failure definition that is used in the
proposed flow.
4.3 Modeling of Read Access Failures
As discussed in the previous section, the industry standard worst-case analysis
for SRAM design limits the archived performance and increases pessimism. In
the meantime, full statistical approach using circuit simulation is not an option
due to practical limitations (simulation speed and capacity). In this work, we
propose using full statistical for the whole read path instead of worst-case analysis.
To overcome the practical limitations of using circuit simulation, instead, we use
simple (but accurate enough) behavioral modeling for read access failure, as will
be described later. The emphasis here is on the behavioral model’s simplicity. A
simple model can significantly improve simulation efficiency, since it can be used
to run extensive Monte Carlo simulation. However, to derive a simple model for
SRAM read failure, it is important to capture the dominant sources that affect read
operation.
There are four major contributors for read access failures in SRAM and they
are all strongly affected process variations, as shown in Fig 4.2:
1. Bitcell read current variation;
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2. sense amplifier input offset;
3. sensing window delay variation;
4. pass-gate (access transistor) leakage.
4.3.1 Read Current and Sensing Slope Variations
Due to the small size of SRAM bitcell and the inverse relation between transistor
variation and device area [24, 93], bitcell read current Iread shows large within die
(WID) variations [13, 96], and typically follows a normal distribution. From a
memory design point of view, Iread determines the time required to develop enough
differential signal before enabling the SA. Iread variation is considered one of the
largest sources of parametric yield loss in memories [13].
As mentioned earlier, sense lines are discharged using the bitcell Iread. However,
sense lines discharge rate is slower than bitlines due to the ON resistance of the
column select device (PMOS) shown in Fig. 4.2, which adds RC delay at the SA
input [97]. Let’s define the sense lines discharge slope as Keff = |∆VSL/∆t|. It can
be shown that Keff is proportional to Iread [97]. The statistical variation in Iread
will also cause similar variation in Keff , therefore,
σ
µ
|Keff = σµ |Iread .
Due to random variations in bitcells transistors, it is important to note that
each bitcell has two values of Iread currents depending on the stored data (whether
it is 0 or 1). This is shown in Fig. 4.4 where Iread path is different for the case of
read 0 or read 1. This difference in Iread values occurs since each transistor in the
bitcell experiences different value of random WID variation. Therefore, Iread for
read 0 and read 1 cases are statistically independent.
4.3.2 Sense Amplifier Variations
Sense Amplifier (SA) is typically used to amplify the small differential voltage on
the bitlines (∼100mv) to a digital output level [14]. Fig. 4.5 shows one of the most
widely used SA in memory design due to its fast decision time. This SA is also called
decoupled SA (DSA) since the inputs and outputs of the SA are separated [98,99].
The decision threshold of the SA is ideally zero. That is, if VSAin > 0, the output is
high, and vice versa, if VSAin < 0. The amount by which the threshold point shifts




























Figure 4.4: 6T bitcell showing the different read current paths in the case of read











Figure 4.5: Current latch sense amplifier (CLSA) [98,99].
SAs are extremely sensitive to WID variations (mismatch) [34, 99, 101], which
cause SAs to show offset voltages that affect the accuracy of read operation. In
addition, systematic variations due to asymmetric layout can increase the SA in-
put offset. One way to reduce SA’s input offset is to increase the size of input
devices [93, 99]. Due to the strict limitations on area in memory design, the SA
area-mismatch tradeoff is difficult because the SA should pitch-match the accessed
bitcells. Therefore, the specification on SA offset is an important metric for memory
designers.
Monte Carlo transient simulation is usually used to estimate the input offset
distribution of SA [14]. Typically, the SA input offset can be modeled using a
Gaussian distribution with a mean of ∼zero and standard deviation of σVSAoffset as
shown in Fig. 4.6. The SA input offset can be modeled as a noise voltage source
connected at the input of and ideal SA, as shown in Fig. 4.7, where the voltage
source follows the normal distribution of the VSAoffset.
As mentioned in Section 4.3.1, Iread for read 0 and read 1 cases are statistically
independent. However, a shared SA is used to sense both states as shown in Fig. 4.2.
Therefore, two distributions are used to model the SA input voltage (proportional
to Iread), while one distribution is used to model the SA input offset (VSAoffset) as
shown in Fig. 4.6. In a worst-case design scenario, the minimum sensing voltage




Case 1: Read 0 pdf
(BL discharging)
Case 2: Read 1 pdf
(BLB discharging)





























Figure 4.7: Modeling of SA input offset as a noise source connected at the input
terminal of SA.
This is a pessimistic approach because the probability of having the slowest bitcell
accessed using the SA suffering the largest offset is very small.
Another source that can increase read access failures is dynamic noise coupling
at the SA inputs. Due to the small differential signal developed on the sense lines,
an aggressor located near the SA may couple large noise at the SA input which can
affect the accuracy of read operation. This situation is exacerbated if a weak bitcell
is selected, the read sensing window is reduced, or if the noise occurs just before
the SA is enabled. However, modeling of this dynamic noise component is very
complex, as it strongly depends on the layout of the SA and sense lines, as well as
the timing of the aggressors relative to the SA enable signal (SAEN). Nevertheless,
by using layout noise shielding techniques and highly symmetric SA layout styles,
the impact of this component can be minimized.
4.3.3 Sensing Window Variations
As mentioned earlier, the read sensing window twl2saen is an important parameter
for correct read operation. In memory design, a centralized control block (timer
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circuit) is used to generate the timing for all the critical signals for memory opera-
tion - which include WL and SAEN signals [14]. To ensure good tracking with PVT
variations, usually similar transistor sizes are used in the two logic paths [14, 102].
However, due to random WID variations, the delay in these paths will show statis-
tical variation [23, 84, 86]. Therefore, the sensing window will have spread around
its mean value (as shown in Fig. 4.9).
We have seen in Chapter 3 how WID variations affect gate delay variations.
Here we discuss the impact of delay variation in the WL and SAEN paths. Let’s
assume that the number of logic stages between internal CLK to WL and SAEN
is m and n stages, respectively, as shown in Fig. 4.8. For sake of simplicity, let’s
further assume that delay of each path can be modeled as a chain of inverters,
with td being the delay of one stage. In an ideal scenario with no random WID
variations, twl2saen can be computed as (n − m)td. However, due to uncorrelated
random variations, twl2saen will have a statistical distribution, which is typically
assumed Gaussian [17, 84, 86]. Therefore, the mean and variance of twl2saen can be
computed as µtwl2saen = (n − m)µtd and σ2twl2saen = (n2 + m2)σ2td , respectively,
where σ2td is the variance of one delay stage. In the case of memories, n and m are
comparable, where n−m determines the nominal twl2saen. However, there is a large
spread in the sensing window since the spread in each logic path adds up to the
twl2saen variation (n
2 + m2 term). Note also that the spread σtwl2saen increases as n
and m increase even if n−m is constant (i.e., for a fixed twl2saen delay). This implies
that as the memory size increases and more logic stages are required in the CLK
to WL and SAEN paths, this effect becomes more severe. This variation in sensing
window can reduce the SA input voltage, which increases access failure probability -
especially at low supply voltages (since σ
µ
|twl2saen increases due to reduced headroom
as described in Chapter 3 [84]).
While a chain of inverters can be used to qualitatively explain the importance
of accounting for read window variations, a more comprehensive delay variation
analysis is required to account for different logic gates, input slews and fanouts
in the CLK to WL and CLK to SAEN paths, as was described in Chapter 3.
In this work, we use Monte Carlo simulation to determine µtwl2saen and σtwl2saen .
Nevertheless, statistical timing analysis [17] can also be used for the same purpose.
4.3.4 Pass-Gate Leakage
It is well known that bitcell pass-gate (access) device leakage also reduces the SA
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Figure 4.9: Main sources of variation affecting access failures.
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The worst-case sensing occurs when all the unselected bitcells on the column store
the opposite data polarity of the selected bitcell, as shown in Fig. 4.10. Pass-
gate transistor leakage determines the upper limit of the number of bitcells per
column. This effect is usually important in high performance memories due to the
high leakage (low Vth) of the pass-gate device. The effective read current can be
calculated as [13]:




where Iread,eff is the effective read current for a bitcell after accounting for the
pass-gate leakage for adjacent bitcells on the same column, Nc is the number of
bitcells per column, and Ioff ,PG,i is the pass-gate leakage for one bitcell
3.
Due to the exponential dependence of subthreshold leakage on Vth variations,
it is important to statistically calculate the total leakage of all pass-gate devices.
Assuming subthreshold leakage is the dominant and that there is large number of
bitcells on the same column, it can be shown that [103,104]:
Nc−1∑
i=1
Ioff ,PG,i = (Nc − 1) µIoff,PG











where Ioff,PG is the nominal PG leakage (assuming there is no Vth variation), σVth
is the variation in Vth for the pass-gate device due to random WID variations, S
is the subthreshold slope. From Eq. (4.2), it is clear that larger σVth increases the
total PG leakage, which reduces the effective read current as shown in Eq. (4.1).
4.4 Proposed Yield Estimation Flow
Fig. 4.9 shows a simplified timing diagram for an accessed bitcell including critical
signals such as WL, SAEN and sense lines (SL). Also shown in the figure are the
statistical variations on different components that affect the probability of access
failure, which were described in the previous section (Section 4.3). When the WL
is enabled, SL begins discharging, and the slope of SL discharge varies statistically
depending on Iread variations as well as leakage from other bitcells (Section 4.3.4).












Figure 4.10: Impact of pass-gate leakage on the SA’s input differential voltage
(VSAin). Pass-gate leakage from adjacent bitcells on the same column reduces the
effective read current for the selected bitcell.
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For the SA, the offset voltage distribution is superimposed on the VDD (precharge
level). As explained in Section 4.3.2, SA offset distribution is centered around zero
(typically small asymmetry), as shown in Fig. 4.6, which means that some SAs will
show positive or negative offsets. Note that positive offset will increase the failure
probability of reading a 0 and reduce the failure probability of reading a 1, and vice
versa. Therefore, in order to account for SA offset statistically in yield estimation,
both read 0 and read 1 cases need to be addressed.
In addition to Iread and SA offset variations, twl2saen variation can affect access
failure probability, as described in Section 4.3.3. As shown in Fig. 4.9, if twl2saen
decreases due to statistical variations, VSAin decreases, and hence the probability
of access failure increases.
In order to estimate SRAM yield, it is important to statistically account for all
the above mentioned sources in the same flow. Therefore, we define access failure
for a certain bitcell as follows: For read 0 case, the probability of access failure is
the probability of having SA input voltage VSAin less than SA input offset VSAoffset
of that particular SA. Note that in this case we are not assuming a fixed value of
SA offset as in [12, 13]. Instead, the SA offset follows the normal distribution that
can be determined from Monte Carlo simulations. Moreover, VSAin needs to be
computed statistically since it is a function of the statistical distribution of bitcell
Iread and twl2saen distributions.
Therefore, the probability of access failure for bitcell PAF,cell in case of reading
a 0 can be expressed mathematically as follows:
PAF,cell,read0 = P (VSAin −VSAoffset < 0) (4.3)
= P (Keff0twl2saen −VSAoffset < 0)
where Keff0, twl2saen and VSAoffset are all random variables following a normal
distribution, as explained in Section 4.3. Similar expression can be derived for the
read 1 access failure. To account for pass-gate leakage, Keff distribution can be
calculated as:

















Table 4.1: Read failure model inputs for the proposed statistical yield estimation
methodology.
Parameter Estimation Technique









SA input offset µVSAoffset , σVSAoffset Transient MC simulation
for SA.
Sensing window variation µtwl2saen , σtwl2saen Transient MC simulation
for WL and SAEN paths.
PG leakage µIoff,PG DC MC simulation for PG
transistors.
* MC: Monte Carlo.
Table 4.1 summarizes the inputs for the read failure model. For typical memory
architecture shown in Fig. 4.11, and using the proposed access failure definition in
Eq. (4.4), the flow for read access yield computation is implemented as follows (as
shown in the flowchart in Fig. 4.12):
1. From the memory architecture (density, word length, number of columns,
muxing), find the number of banks (Nbanks), SAs per bank (NSA−bank) and
number of bitcells accessed by one SA (Nbits−SA);
2. Initialize the chip counter (number of Monte Carlo runs);
3. Generate one sample of twl2saen: N v (µtwl2saen , σ2twl2saen);4
4. Generate one sample SA input offset distribution : N v (µVSAoffset , σ2VSAoffset);
5. Generate 2Nbit−bank samples of Keff normal distribution using Eq. (4.4) to
represent the read 0 and read 1 sensing slope distributions (Keff0, Keff1);
6. Failure calculation step: loop on all the bitcells accessed using this particular
SA. Check the following fail conditions for each bitcell;
4Here we assume that a bank contains one control block which generates WL and SAEN signals




















Figure 4.11: Typical SRAM architecture used in the proposed statistical yield
estimation flow.
• Read 0 fail: Keff0 twl2saen −VSAoffset < 0
• Read 1 fail: Keff1 twl2saen −VSAoffset > 0
• Count the number of read failures.
7. Repeat all the above steps for all SA per bank (NSA−bank);
8. Repeat all the above steps for different banks (Nbanks);
9. Repeat all the above steps for large number of chips (Monte Carlo runs),
count the number of failing chips;
10. Calculate the yield based on the number of chips that can correctly be accessed
for read 0 and 1 cases, Yield=(number of passing chips)/(total number of
chips).
While the above steps focused on WID variation, the proposed methodology can
be easily extended to account for die-to-die (D2D) variations. This can be done
by including the statistical distributions of D2D variations and including different
D2D samples for each run at the chip level (i.e., in step 9 shown above). However,
this will also require pre-characterization at all the D2D sample points.
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Figure 4.13: Yield estimation flow.
4.5 Experimental Results
The proposed yield estimation methodology was verified using a 1Mb SRAM de-
sign fabricated in an industrial 45nm CMOS technology. Prior to running the
proposed yield estimation flow, a characterization step is required to compute the
inputs for the proposed flow (Table 4.1). However, this characterization step is not
computationally expensive due to the reduced number of circuit elements for these
simulation setups. In addition, these inputs simulations are an integral part of any
SRAM design and should be readily available even when using worst-case analysis.
Characterization for the different components of yield failures was performed as
shown in Fig. 4.13 for different conditions. Iread was characterized using DC Monte
Carlo SPICE simulations to estimate the mean and standard deviation. Fig. 4.14
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Figure 4.14: Iread histogram from Monte Carlo simulation (100k runs).
shows the Iread histogram for 100k MC runs. As expected, Iread follows a normal
distribution. From Iread distribution, µIread and σIread are computed. Fig. 4.15
shows how σ/µ|Iread changes for different voltage and temperature conditions. This
is an important part of the characterization as Iread mean and variances changes
significantly with temperature and voltage. Note that σ/µ|Iread reaches 20% at low
VDD and low temperature. This shows the strong impact of process variations on
bitcell Iread.
The sensing slope (|∆VSL
∆t
|) was extracted by running transient SPICE simula-
tion for bitline discharge rate. Note that Monte Carlo simulation is not required
in this case since we use Iread variations calculated from the first step to estimate
Keff variations as shown in Eq. (4.4). SA offset distribution was simulated using
Monte Carlo transient simulation as shown in Fig. 4.16, which shows the simu-
lated/modeled cumulative distribution functions (CDF) for the SA input offset
(normal distribution). Also shown in Fig. 4.17 is the impact of VDD and tempera-
ture of SA input offset where σVSAoffset shows strong sensitivity to both. However,
interestingly, σVSAoffset shows opposite trend to Iread variation, which means that
SA characteristics can slightly compensate the significant increase in Iread variation
as VDD is reduced.
Sensing window variation twl2saen distribution was estimated using Monte Carlo
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Figure 4.15: Characterization results for bitcell Iread variation using DC Monte
Carlo simulation.
transient simulation on the WL and SAEN paths of the memory. Fig. 4.18 shows
the impact of VDD and temperature on twl2saen variation. Similar to Iread variation,
twl2saen variation increases as VDD or temperature is reduced.
For pass-gate leakage, DC Monte Carlo simulation was used to estimate µIoff,PG.
Fig. 4.19 shows the pass-gate leakage histogram. Notice how the distribution fol-
lows a lognormal shape. From simulation results, it was found that µIoff,PG is 1.3X
larger than nominal pass-gate leakage. Fig. 4.20 shows how µIoff,PG varies at dif-
ferent temperatures and VDD conditions. Since pass-gate leakage is dominated by
subthreshold leakage, it is clear that the impact of temperature is the dominant.
After generating the characterization data, and inputting the memory archi-
tecture information, the statistical yield simulation described in Section 4.4 was
executed using Matlab. Fig. 4.21 shows the measured yield from the 1Mb memory
compared to the simulation for different supply voltage conditions. Good agree-
ment between silicon and simulation results validate the accuracy of the proposed
methodology. For these simulation results, 1000 chips of the 1Mb memory were
simulated using the proposed flow. All bitcells were tested for read 0 and read
1 fails. Yield estimation for the proposed methodology takes less than 30 min-
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Figure 4.16: Characterization results for SA offset using transient Monte Carlo
Analysis for different conditions. SA input offset follows a normal distribution as
shown by the cdf (cumulative distribution function) of simulation and model.
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Figure 4.17: Characterization results for σVSAoffset versus VDD at different temper-
























Figure 4.18: Characterization results sensing window variation versus VDD at dif-
ferent temperatures using Monte Carlo simulation.
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Figure 4.20: Characterization results for µIoff,PG versus VDD at different tempera-
tures using Monte Carlo simulation.
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Figure 4.21: Comparison between simulation results using the proposed yield es-
timation methodology and the measured access yield for a 1Mb memory in 45nm
technology.
utes to generate the results shown in Fig. 4.21 using a 3GHz PC with 1.5GB of
memory which shows the efficiency of the proposed flow. The simulation results in
Fig. 4.21 can be used explore the critical tradeoff between performance and yield
requirement.
It is useful to compare the difference between using the proposed statistical yield
estimation flow versus the worst-case analysis. This is shown in Fig. 4.22, where in
the worst-case approach, the worst bitcell is assumed to occur with the SA having
the largest offset and the smallest sensing window. Also shown is the statistical
design approach to meet a yield of 99.7%. The statistical design enables reducing
twls2saen by 26%, which translates to higher memory performance. This translates
to 18% faster access time assuming twls2saen is 30% of access time [73]. In the
meantime, the memory read power consumption also reduces because of reduced
differential voltage on the bitlines.
It is important to note that the performance benefit of using statistical method-
ology versus worst-case approaches is a function of the memory density. It is ex-
pected that the difference between the two approaches increases with scaling due
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Figure 4.22: Comparison between the proposed statistical yield estimation method-
ology and worst-case analysis.
to the continuous increase in process variations as well as the higher SRAM density
requirements. This shows the importance of statistically accounting for different
components of read failures as proposed in this work, so that pessimism in worst-
case approaches can be recovered in the design time.
4.6 Summary
The large increase in statistical variations in nanometer technologies is presenting
huge challenges for SRAM designers. In this chapter, a methodology for statistical
estimation of access yield is proposed. The proposed flow accounts for the impact
of bitcell read current variation, sense amplifier offset distribution, timing window
variation and leakage variation on read failure. The methodology overcomes the
pessimism in worst-case design techniques that are usually used in SRAM design.
The methodology is verified using measured yield data from a 1Mb memory in
an industrial 45nm technology. The proposed statistical SRAM yield estimation
methodology allows early yield prediction in the design cycle, which can be used to
trade off yield, performance and power requirements for SRAM.
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Chapter 5
Reducing SRAM Power using
Fine-Grained Wordline Pulse
Width Control
In the previous chapters, we showed how process variations affect SRAM operation.
A bi-product of variation-tolerant techniques is the increase of power consumption.
This chapter introduces Fine-Grained Wordline Pulse Width Control which is a new
variation-tolerant architecture to reduce SRAM switching power consumption. The
proposed solution combines memory built-in self test (BIST) with programmable
delay elements in a closed-loop to reduce the switching power consumption for the
memory. Section 5.1 introduces the problem of SRAM power consumption. In Sec-
tion 5.2, we derive statistical models for memory read access yield and array read
power consumption, which show the tradeoff between yield and power metrics. In
Section 5.3, we describe the proposed system and its operation. In Section 5.4,
we present the statistical simulation flow used to estimate power savings using the
proposed system (applied for memories in an industrial 45nm technology). In ad-
dition, we discuss some design considerations related to the proposed system. In
Section 5.5, we summarize our findings.
5.1 Introduction
With technology scaling, the requirements of higher density and lower power em-
bedded SRAM are increasing exponentially. It is expected that more than 90% of
die area in future System-on-Chip (SoC) will be occupied by SRAM [105]. This is
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driven by the high demand for low-power mobile systems, which integrate a wide
range of functionality such as digital cameras, 3D graphics, MP3 players and other
applications. In the meantime, random variations are increasing significantly with
technology scaling. Random dopant fluctuation (RDF) is the dominant source of
random variation in the bitcell’s transistors. The variations in Vth due to RDF
are inversely proportional to the square root of device area [93]. Therefore, SRAM
bitcells experience the largest random variations on a chip, as bitcell transistors are
typically the smallest devices for given design rules [1, 12,14,106].
Embedded SRAMs usually dominate the SoC silicon area and their power con-
sumption (both dynamic and static) is a considerable portion of the total power
consumption of an SoC. It has been shown that SRAM caches alone can consume up
to 40% of total chip power [107]. SRAM array switching power consumption is con-
sidered one of the largest components of power in high density memories [107–109].
In [108], it was shown that array switching power can reach ∼ 90% of memory
switching power (depending on memory architecture). This is mainly because of
the large memory arrays and the requirements for high area efficiency which forces
SRAM designers to use the maximum numbers of rows and columns enabled by
the technology 1. Fig. 5.1 shows dynamic power consumption for read operation
versus wordline pulse width for a 512kb memory macro designed in an industrial
65nm technology. Power consumption results are extrapolated to Twl = 0 to esti-
mate the component of switching power due to the peripheral circuits. For normal
operating conditions, array power consumption is more than 60% of read power.
Therefore, it is important to reduce the array switching due to its strong impact
on the memory’s total power as well as the SoC’s power.
Several circuit techniques have been proposed to reduce SRAM array switch-
ing power consumption by reducing wordline pulse width (Twl). One of the most
common techniques to control Twl is using a bitcell replica path, which reduces the
bitline differential, hence, lowering power consumption [14,68,102,106,110]. Replica
path (e.g., self-timed) techniques provide a simple approach of process tracking for
global variations (interdie or systematic within-die) as well as environmental varia-
tions (voltage and temperature). However, these circuit techniques are not efficient
when memory bitcells experience large random variation, since circuit techniques
cannot adapt to random variations. Therefore, their effectiveness decreases with
process scaling, and larger design margins are used which increases power consump-
tion due to larger Twl. To reduce the loss due to excessive margining, circuits and
1Assuming speed constraints are met.
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Figure 5.1: Memory read power and bitline differential versus Twl for a 512kb
memory in 65nm technology.
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architectures must be designed together to reduce power and manage variability.
Higher levels of design abstraction can have better variation-tolerance capabilities
because the impact of random variation can be measured at these levels [1, 19,55].
Therefore, combining architecture techniques with circuit level designs can reduce
the pessimism in using worst-case approaches, and can help adapt the circuit to
random variation, which can reduce power consumption [1, 19,55].
5.2 SRAM Yield and Power Tradeoff
Due to large area of SRAM in modern SoC, SRAM yield can dominate the overall
chip yield. Hence, statistical design margining techniques are used to guarantee
high memory yield. However, to achieve high yield, memory power consumption
(and speed) are negatively impacted. The stringent requirements of high yield and
low power consumption requires combining circuit and architectural techniques to
reduce SRAMs power consumption. In this section, we derive simple models for
SRAM yield and array power consumption.
Due to random variation in SRAM bitcell, there is a tight coupling between
memory yield and power consumption. To achieve high yield, read access failures
should be minimized. Read access yield is defined as the probability of correct
read operation. In read operation, the selected wordline is activated for a period
of time to allow the bitlines to discharge. The wordline activation time, Twl, is
a critical parameter for memory design since it affects the memory speed (access
time) as well as memory power. To reduce read access failures, the wordline pulse
Twl should be large enough to guarantee adequate bitline differential, which can be
sensed correctly using the sense amplifier.
The total power consumption for a memory in a read or write cycle can be
expressed as:
Pmem = Pleak + Psarray + Psperi (5.1)
where Pleak is the total leakage power from the array and the peripheral circuitry,
Psarray and Psperi are the switching power from the array and the peripheral circuitry,
respectively (as shown in Fig. 5.2 ).
In a read access, the array switching power can be calculated as:
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Figure 5.2: Typical SRAM architecture.
where Nbl are Nwl are the number bitline pairs and wordlines in a memory bank,
respectively. Cbit is the bitline capacitance per bitcell, ∆Vbl is the bitline differential
in read access (used to sense the bitcell’s stored value), Vdd is the supply voltage,
and f is the operating frequency.







for Twl ≤ Vdd Nwl CbitIc




where Ic is the bitcell read current. To a first order, ∆Vbl can be approximated
by assuming linear dependence on Twl, for the range of Twl where ∆Vbl < Vdd, as
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shown in Fig. 5.1.
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From Eq. (5.4), it is clear that Psarray is directly proportional to Twl (when
Twl ≤ Vdd Nwl CbitIc ), which is confirmed by the read power results shown in Fig. 5.1.
A correct read operation requires ∆Vbl to be large enough to guarantee correct
sensing using the sense amplifier. Hence, large ∆Vbl implies having sufficiently large
Twl that enable weak bitcells (with low Ic) to be correctly sensed, for a given yield
requirement. Increasing Twl increases read access yield, however, in the same time
increasing Twl increases power consumption, as shown in Eq. (5.4). Moreover, Twl
has a direct impact on a memory’s access time [14]. Therefore, Twl is usually set to
ensure correct read operation for a given read access yield requirement and memory
density (as discussed in Chapter 4).
Bitcell read current is strongly affected by the random Vth variations in the
bitcell access device (pass-gate) as well as the pull-down device. Due to these
variations, Ic has been shown to follow a normal distribution N ∼ (µIc , σ2Ic) with
a mean of µIc and standard deviation of σIc [12–14].
Therefore, to guarantee correct read operation, the following condition should





where ∆Vmin is the minimum required bitlines differential voltage, which is a func-
tion of the sense amplifier input offset (typically ∆Vmin = 0.1Vdd). µIc is the mean
bitcell read current, and σ
µ
|Ic is the relative variation in Ic. Nσ is the required design
coverage, which is related to the target yield and the memory density [13,14], and





2Here, we use the conventional worst-case read access yield condition to simplify the mathemat-
ical analysis. This model assumes that the failure is dominated by bitcell read current variation.
For accurate yield calculations, the proposed statistical simulation flow described in Chapter 4
can be used.
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Figure 5.3: Ic probability density function (PDF) showing the points corresponding
to 3,4 and 5σIc (corresponding to different memory yield targets).
σ
µ
|Ic = 15% is
assumed.
where Φ−1 is the inverse standard normal cumulative distribution function, Ymem
is the memory read access yield target, and Nbits are the total number of bitcells
in the memory. For example, for a 1Mb memory, if the target read access yield
is 95%, then the required design coverage is Nσ = 5.33. Therefore, to achieve the
same yield for large memory density, Nσ should be increased. From Eq. 5.5, this
means that larger Twl,wc is required.
It is important to note that the relation between Twl,wc and Ic is nonlinear as
shown in Eq. 5.3 and Eq. 5.5. In fact, assuming Ic is a normal distribution, the
probability density function (PDF) of Twl,wc can be calculated using one-to-one








where PTwl is the PDF for Twl and ϕIc() is the PDF for Ic, which is a normal
distribution.
Fig. 5.3 and Fig. 5.4 show the distributions of bitcell Ic and Twl, respectively.
Note that Twl PDF is not symmetric, but instead, it is skewed towards larger Twl
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Figure 5.4: Twl PDF. Also shown are the points corresponding to 3, 4 and 5σIc .
Notice how the PDF is skewed towards higher Twl.
σ
µ
|Ic = 15% is assumed.
values. Also, the 3,4 and 5σIc values are shown for Ic, and the corresponding Twl
for these Ic values. It is clear that Twl is very sensitive to Ic variations. For 5σIc ,
Twl increases by 4X compared to its nominal value (calculated using µIc).
Because of PTwl skewed distribution, large values of Twl are required to ensure
an acceptable read access yield. Moreover, to achieve the same yield as the memory
size increases, higher Nσ coverage is required as shown in Eq. 5.6, which signifi-
cantly increases Twl (due to the nonlinear relation between Ic and Twl). Therefore,
due to statistical variations in the bitcell, Twl should be pessimistically large to
achieve the required yield target. This will negatively impact the dynamic power
for memories, which do not have weak bitcells (or have small spread of Ic around
its mean value). Therefore, it is desirable to have a post-silicon approach that can
recover the pessimism in determining Twl.
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5.3 Fine-Grained Wordline Pulse Width Control
As discussed in the previous section, read switching power increases significantly
due to process variations, because at the design time we do not have information
about which memories will have weak bitcells with low Ic. Therefore, a worst-
case approach is applied to determine Twl,wc for a given memory density and yield
requirement, as shown in Eq. 5.5.
A post-silicon approach is required to recover the increase in switching power
due to the worst-case design practices used in SRAM design. Fig. 5.5 shows a
conceptual view of the proposed architecture. The memory BIST is used to test
the memory functionality using different testing patterns. Each memory instance
contains a “WL delay” block, which is a digitally programmable delay element
that controls the wordline pulse width Twl. This adjustment for Twl is achieved by
adding the programmable delay element in the disable path of the wordline. The
delay element is controlled using digital code provided by the “pulse width control”
logic [112–114]. The pulse width control logic increases or decreases the digital
code based on the BIST result. Therefore, the proposed system creates a closed
feedback loop between the BIST, WL pulse width control and the memory internal
timing, which can be used to reduce the power consumption as explained below.
Next, we present more details on the three main components of the proposed
system: BIST, “WL delay” and “pulse width control” blocks.
5.3.1 SRAM Built-in Self-Test
Modern SoCs employ large embedded SRAMs which typically dominate the chip
area. Due to their large size, memory arrays also become the dominant yield limiter.
SRAM are prone to different types of failure, as described in Chapter 2. To address
yield problems in SRAMs, large arrays are provided with redundant rows and/or
columns, which can be used replace defected bitcells, hence, repairing the memory.
To enable the repair, the memory should be tested first to locate the defected
bitcells. However, since embedded memories lack direct access to chip input/output
signal, embedded memory testing becomes complicated and time consuming.
Memory built-in self-test (BIST) is nowadays an integral part of SoC [105,115].
Typically, a memory BIST engine is used to generate patterns to test a memory
and detect memory failures. Based on the memory failure information, the unit
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Figure 5.5: Proposed architecture: Fine-grained wordline pulse width control.
reduces testing time (and cost), but also allows testing the memory under actual
clock speed (at-speed testing). Moreover, BIST can be used to enable built-in self-
repair (BISR), where the BISR logic analyzes the failing addresses from BIST and
generates a failure bitmap for memory. The BIST then uses the failure bitmap to
replace failing bitcells using the redundant rows and columns. BISR is also used to
enable soft repair instead of laser repair (hard repair) and without using automatic
test equipment (ATE) which further reduces testing cost [105, 115]. Memory self-
test can be performed every time the chip is reset (in start-up or power-up test
mode).
5.3.2 WL Programmable Delay Elements
Wordline and sense amplifier timing are of utmost importance for correct read
operation. The timer block shown in Fig. 5.2 is responsible of generating these
critical internal timing signals. For SRAM post-silicon debugging purposes, and
yield learning, programmable delay elements are used to control internal timing for
wordline and sense amplifier [112–114]. For example, these delay elements are used
to characterize the margin in bitline differential voltage. Moreover, they are used
in relaxing address setup time requirements by delaying the clock edge which starts
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Figure 5.6: Programmable delay element [112].
an access [112]. Fig. 5.6 shows one type of programmable delay elements [112,114].
5.3.3 Pulse Width Control Logic
Pulse width logic is the control logic for the proposed architecture. It can be
as simple a digital counter, which varies the digital code for the delay element
depending on the output of the BIST. It can also be implemented in software. For
example, a programmable processor can be used to control both the BIST and the
programmable delay elements. Fortunately, modern SoCs include programmable
processors that can be used at start-up time to test and verify the operation of
other modules [16,52].
5.3.4 System Operation
Fig. 5.7 shows the operation of the proposed system: Initially, the pulse width
control logic provides the initial code for the memory. This initial digital code will
correspond to the required worst-case Twl,wc for a give yield requirement, which is
determined in the design-time (using Eq. 5.5 or using the statistical flow described
in Chapter 4). The BIST tests the memory instance using the initial code. If the
memory fails, it may require repairing or it may be discarded, which is a typical
BIST testing sequence. However, if the memory passes the BIST testing using the
initial code, the BIST signals the pulse width control logic to reduce the digital code,
hence reducing Twl using the programmable delay element. Using the new digital
code for Twl, the BIST tests the memory once again, and this process of memory
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testing and Twl reduction is repeated until the memory fails in read operation
3.
The last passing code is then stored on the built-in registers inside the memory
instances. If the lowest code is reached without the memory failing, the code is also
stored and the operation is terminated. The above mentioned steps are repeated
for all the memories in the chip. Hence, the proposed architecture reduces Twl for
all memories in which the bitcells have sufficient ∆Vbl that ensures correct read
operation. Therefore, by reducing Twl, read power of the memories can be reduced.
This operation can be part of the system testing or power-up, where the final codes
for each memory can be stored on built-in registers or burned on efuse (or any
programmable ROM).
5.4 Results and Discussion
To test the power savings using the proposed architecture, Monte Carlo simula-
tions are used to capture the impact of device variation on bitcell Ic, and the
corresponding Twl. Simulations are performed using 1Mb macro from an industrial
45nm technology. The 1Mb macro uses replica path to reduce power consumption
and improve process tracking [14, 68, 102, 110]. Hardware correlated bitcells statis-
tical models are used to compute µIc and σIc which are used in the simulation flow
shown below. Post-layout switching power simulations were used to measure the
power versus Twl dependence, as shown in Fig. 5.1.
In SoC design, typically a high density macro (in the order of 512k or 1Mb) is
used as a building block for larger size memories. Therefore, in our simulations, we
assume that the minimum memory macro size is 1Mb, and multiple instances of
that macro are used to realize larger memories in an SoC. We further assume that
each 1Mb instance can have a specific Twl.
To estimate power saving using the proposed system, a Monte Carlo simulation
flow has been developed as follows:
1. For every memory instance in the chip, generate Nbit samples of Ic normal
distribution with µIc mean and standard deviation of σIc to represent the read
current variation in the macro;
2. Find the minimum current in each memory instance and compute the Twl,inst
from the information of the weakest bitcell which has the lowest Ic (Eq. 5.5).
3More efficient search algorithms such as successive approximation can be used to reduce the
test time.
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Figure 5.7: Flowchart for the operation of the fine-grained wordline pulse width
control system.
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Therefore, Twl,inst represents the minimum wordline pulse width that guaran-
tees correct read operation for that instance. This value of Twl,inst should be
automatically determined by the proposed system, since the wordline control
block shown in Fig. 5.5 will reduce Twl,inst until that memory instance fails a
read operation;
3. Using Eq. (5.4) or power versus Twl curves as in Fig. 5.1, calculate the power
consumption of that memory instance;
4. Repeat all the above steps for all memory instances on that chip and compute
the total read power for memories on that chip4;
5. Repeat all the above steps for a large number of chips and get the average
power.
6. From the chip level yield target and the total memory density, calculate the
design coverage using Eq. (5.6) and find the worst-case Twl,wc. This will be
the value of Twl, which would have been used for all memory instances if the
proposed architecture was not enabled. For Twl,wc, the corresponding power
consumption Pwc can be calculated using Eq. (5.4);
7. From the last two steps, calculate the power reduction using the proposed
architecture.
Fig. 5.8 shows the power reduction achieved using the proposed architecture for
different memory densities and different yield targets. Note that these yield values
represent the intrinsic read acces yield before applying any repair or correction
(i.e., redundancy or ECC). As the memory density increases, the power saving
increases, which shows the effectiveness of the proposed system especially if high
yield target is required (as in high volume, low cost products). Array switching
power consumption can be reduced between 15% and 35% for a 48Mb memory
density depending on the yield target. Fig. 5.9 shows the achievable power saving
versus memory yield target. For a 1Mb memory density, the array switching power
savings can be as high as 15% for a yield of 99%. From Fig. 5.8 and Fig. 5.9 it
is clear that the proposed architecture reduces array switching power significantly.
As the SRAM content increases in an SoC, it is expected that higher power saving
can be achieved using the proposed architecture.
4Here we assume that all memories are accessed simultaneously. Hence, we add the individual
read power of each memory. For our analysis, this is a fair assumption since we do not make
any assumptions related to how the system accesses these memories. Nevertheless, the same
simulation flow can be used if the switching activity for each memory is known.
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Figure 5.8: Power reduction using the proposed architecture versus chip level mem-
ory density. Different values of yield targets are shown.
SRAM bitcells show strong sensitivity to device variations, which increase sig-
nificantly with scaling. To investigate the impact of variations on the power, we
increase Ic variations from 10% to 12.5% [62]. Fig. 5.10 shows power reduction for
these two cases of Ic variation. It is obvious that significant power savings can be
achieved. For the 48Mb case, power saving increases by more than 2X, from 25%
to 55% (even though Ic variations only increased from 10% to 12.5%). This shows
the effectiveness of the proposed architecture, which makes it attractive for power
reduction in the presence of large process variations which are expected to worsen
with technology scaling.
For the previous simulation results, we assumed that a 1Mb memory is the
minimum memory instance size that can have a specific Twl. However, in memory
design, multiple subarrays (i.e., banks) are used to implement a single memory
instance, as shown in Fig. 5.5. Typically, a timer circuit is used per subarray,
hence, fine-grained concept can be further applied to the sub-array level. This
requires adding the digitally controlled delay element per subarray, and have the
capability of storing the digital code per subarray. Nevertheless, the area overhead
can still be very small since the additional area is amortized over the large size of
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Figure 5.9: Power reduction using the proposed architecture versus yield target for
two cases of chip level density a)1Mb and b)48Mb.
the memory macro size. To evaluate the benefits of Twl control at the subarray
level, we assume that we have 16 subarrays in the 1Mb macro. Each subarray is
composed of 256 bitlines by 256 rows. Therefore, using the proposed architecture,
Twl can be adjusted for a 64kb block. Fig. 5.11 shows the achieved power saving
for the 64kb block size as well as the 1Mb full macro. By adjusting Twl at the
subarray level, power saving increases from 24% to 42% for the same 48Mb chip
level memory density (1.75X improvement). Also, for the 1Mb chip level memory
density, power saving increases from 7.5% to 20% (2.67X improvement). This shows
the importance of reducing the size of the memory block which can be individually
controlled using Twl, as this will significantly reduce the array switching power
consumption.
The proposed architecture reduces power consumption by reducing the wordline
pulse width for memories which have enough margin for read operation. It is
important to investigate how reducing Twl will affect the system timing for both
setup time and hold time requirements. Reducing Twl also reduces the access time
of the memory Tcq, which implies that the logic delay through the memory is now
faster. Therefore, the setup time requirement will be automatically met. Reducing
Tcq, however, may cause hold violations. This situation can be easily resolved in
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Figure 5.10: Power reduction using the proposed architecture versus chip level
memory density for different values of Ic variation for a yield target of 90%.
design-time by using the lowest expected Tcq for hold time verification (i.e., using
the minimum Twl that the programmable delay element provides).
In the above analysis, the discrete quantization effect on power savings is not
considered. In reality, since we are using a digitally controlled delay elements, Twl
can only take discrete values. However, this may not have a significant impact on
the shown results, since small area and low power delay elements can cover large
range of delays with fine control [112,113]. In addition, by using the proposed Monte
Carlo simulation flow, we can determine the range of Twl with highest probability
of occurring, and modify the delay elements in design-time to have enough steps in
that region. It is important to note that delay elements do not add extra area as
they are typically used in memories for debugging purposes [112,113].
While the proposed system accounts for process variations which are static in
nature, it cannot adapt to environmental variations such as voltage or temperature
variation [19] due to their dynamic nature. This is because Twl will be fixed after
running the pulse width control system in the start-up. Hence, environmental
variations may cause the memory to fail if they reduce the sensing margin. This
problem can be addressed in design time, by ensuring that the minimum step size
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Figure 5.11: Power reduction using the proposed architecture versus chip level
memory density for different values of the minimum controlled memory instance
(or subbanks) for a yield target of 95%.
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for delay control provides sufficient margin for voltage and temperature variations.
Moreover, if self-timed memories are used, the replica path will provide efficient
tracking for environmental variations [14, 68, 102, 110]. In addition, in product
testing, low voltage screening can be used in start-up to set Twl, which guarantees
a sufficient margin for environmental variations, since the product will operate at
a supply voltage typically larger than the low voltage test condition.
In this work, we presented the analysis and results only for read power reduction.
Nevertheless, the proposed system can also be used to reduce switching power in
write operation as well. In write operation, although selected bitlines are fully
pulled down to ground, the half-selected bitcells (bitcells on the same selected
wordline) still experience bitline discharge similar to read operation. Hence, array
switching power due to half-selected bitcells can contribute significantly to the
total write power especially in high density memories with small IO width and
large muxing option. Therefore, the proposed architecture can be applied for write
power as well. In that case, wordline pulse can be reduced until a write failure
occurs [12,13].
5.5 Summary
Array switching power is one of the largest components of power consumption in
high density SRAM. Moreover, with the large increase in process variation, SRAMs
are expected to consume even larger array switching power to ensure correct read
operation and meet yield targets. In this chapter, we proposed a new architec-
ture that significantly reduces array switching power. The proposed architecture
combines BIST and digitally controlled delay elements to reduce the wordline pulse
width for memories while ensuring correct read operation, hence, reducing switching
power.
Combining both architecture and circuit techniques enables the proposed sys-
tem to detect failing bitcells using the BIST and adjust Twl accordingly. Therefore,
the proposed architecture recovers the power consumption since it tests each mem-
ory individually and adjusts Twl to ensure correct read operation. A new statistical
simulation flow was developed to evaluate the power savings for the proposed ar-
chitecture. Monte Carlo simulations using a 1Mb SRAM macro from an industrial
45nm technology was used to examine the power reduction achieved by the system.
The proposed architecture can reduce the array switching power significantly, and
show large power saving especially as the chip level memory density increases. For
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a 48Mb memory density, a 27% reduction in array switching power can be achieved
for a read access yield target of 95%. In addition, the proposed system can provide
larger power saving as process variations increase, which makes it a very attractive
solution for 45nm and below technologies.
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Chapter 6
A Robust Single Supply Voltage
SRAM Read Assist Technique
Using Selective Precharge
In this chapter, we present a new read assist technique for SRAM to improve bitcell
read stability. The new technique utilizes selective precharge where different parts of
the bitlines are precharged to VDD or GND. Using charge sharing, the required value
of bitline voltage can be precisely set to increase bitcells’ SNM, while using only one
supply voltage. A 512kb memory was designed to demonstrate this technique in an
industrial 45nm technology. Results show large improvement in SNM and high ro-
bustness against process variations. In addition, the proposed technique reduces the
memory access time compared to the conventional approaches. Section 6.1 discusses
state of the art read assist techniques. In Section 6.2, we discuss the relationship
between bitline precharge voltage and bitcell SNM. In Section 6.3, we describe the
proposed read assist technique and its operation, and in Section 6.4 we show how
the proposed circuit can improve the memory’s access time. In Section 6.5, we
provide the design details and results for the proposed read assist technique applied
on the design of a 512kb memory in an industrial 45nm technology. Finally, in
Section 6.6, we summarize our findings.
6.1 State of the Art Read Assist Techniques
In today’s SoCs, there are stringent requirements to achieve low power consump-
tion, and in the meantime achieve higher speeds. Voltage scaling combined with
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technology scaling has been effective in targeting both requirements. However, the
large increase in random variations in advanced CMOS technology nodes is cre-
ating huge challenges for SRAM design. This is exacerbated by the high demand
for low voltage and high density memories for SoC [116]. Dealing with SRAM cell
stability at lower supply voltages is currently one of the biggest challenges in SRAM
design [13,117,118].
As discussed in Chapter 2, bitcell stability is defined depending on the SRAM
operation mode (whether read or write). In read operation, the static noise margin
(SNM) is used as the measure of SRAM robustness and is defined as the maximum
internal noise voltage that the bitcell can tolerate [74]. It has been shown that
SNM limits the bitcell stability and dictates the minimum supply voltage at which
the memory can operate [61,68,71].
Recently, there has been extensive research to improve SRAM bitcell stability.
Table 6.1 lists state of the art read assist techniques implemented in 90nm down
to 45nm technology. These works improve SRAM stability through bitcell and/or
periphery circuit design. For example, 8T bitcell was proposed as an alternative for
6T bitcell as a way to improve bitcell robustness by decoupling read and write paths,
which is more like a register file (RF) or multi-port memory [119–121]. However,
8T bitcell show significant increase in bitcell area (∼ 20%) which may limit its
adoption as a 6T bitcell replacement.
Other read assist techniques can be broadly classified into two categories, single
supply and dual supply technique. In dual supply approach, one power supply is
used for the bitcell array, and a different supply voltage is used for the periphery
circuit [73, 122–124]. In this way, the SRAM’s supply voltage can be kept at a
relatively higher voltage compared to the logic. The logic’s supply voltage can be
scaled to reduce power consumption, while the SRAM’s supply is kept constant.
This ensures that the SRAM read stability is sufficient, since SRAM SNM failures
can be eliminated at higher supply voltage (at higher VDD the impact of WID
variations reduces). Other approaches of dual supply uses two voltage levels to
control body bias.
Although dual VDD concept seems relatively simple, however, it introduces sig-
nificant challenges. First, voltage level shifters are required at the interface between
the bitcell array voltage and logic voltage. These level shifters tend to consume large
area which lowers the memory’s area efficiency. In addition, level shifters introduce
additional delay in the memory critical path, hence, can cause speed penalty. More-
over, the power grid design at the chip level becomes challenging since a dedicated
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power grid is required for memories. It is important to note that difficulty in imple-
menting a dual supply power grid depends on the chip architecture. For example,
microprocessor designs uses relatively few kinds of SRAM architectures having large
capacity such as caches, which can be physically placed in a close proximity on a
chip [75]. This simplifies the design of a dual power grid since all the memories
are physically located near each other. However, in SoC design, there are typically
hundreds of SRAM architectures and they are not necessarily placed in close prox-
imity on a chip. This makes it difficult to have a dedicated power grid for all the
memories. Therefore, for an SoC, it is always desirable to use a single power supply
for the SRAM [68,75,125].
In dual VDD read assist techniques, a column-based dynamic power supply was
proposed in [126]. The bitcell’s dynamic dual supply is switched during read and
write operations at a column level. Therefore, it decouples the read and write
operations and improves cell stability. In [122], embedded level shifters instead of
conventional level shifters are used to reduce level shifters area. A similar imple-
mentation for an L2 cache using dual VDD was shown in [127]. In [123], a high
performance domino type read and write circuitry are used in dual VDD approach,
which improves cell stability and supports very high speed operation (6 GHz).
In [73], dual VDD is used to control body bias of the PMOS pull-up (PU) devices
in a column, and in read operation the PMOS body is forward biased to reduce its
Vth which increases the bitcell stability. In write, the PMOS body bias is reversed,
hence, Vth increases for the PU device, and write margin improves. In [128], a dual
VDD approach is used to control the WL voltage and the bitcell array voltage. In
read operation, WL voltage is lower than the array voltage which increases SNM
(pass-gate drive capability reduces). In write operation, the WL voltage is higher
than the array voltage which improves the bitcell write margin. Similar approach
was propped in [129], but implemented on body tied SOI technology. However,
local WL drivers are required which increases the memory area substantially.
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Table 6.1: State of the art read assist techniques.
Read Assist Technique Technology Node
8T bitcell [119] 90nm
8T bitcell [120] 65nm
8T bitcell [121] 65nm SOI
Dual VDD PMOS body bias control [73] 90nm
Dual VDD WL voltage and PMOS body bias [128] 90nm
Dual VDD with integrated column based dynamic supply
[126]
65nm
Dual VDD with embedded level shifters [122] 65nm
Dual VDD with domino read/write circuitry [123] 65nm SOI
Dual VDD for read and write [127] 65nm
Dual VDD using PMOS body bias [129] 65nm SOI
Dual VDD for read and write [130] 45nm
Single VDD read and write back [64] 65nm
Single VDD pulsed wordline and bitline [131] 65nm
Single VDD/ dual VDD [63, 117] 65nm SOI
Single VDD adaptive WL voltage for read [75] 45nm
This work : Single VDD selective precharge [132] 45nm
In single supply read assist techniques, additional circuitry is added to assist
read operation and provide adequate read stability (SNM). To mitigate the impact
of variations on bitcell SNM, several single supply read assist techniques have been
proposed [64,75,117,131].
A read and write back technique was proposed in [64], where a voltage latch
sense amplifier is integrated per column. This SA is used to read the data from
the bitcell and write it back at the end of read operation. Hence, it provides
data recovery by writing back the original data. This technique increases power
consumption since every column undergoes full signal amplification. Moreover, it
has large area overhead since a SA is integrated per column and cannot be shared
between several columns as in modern SRAM design. In addition, mismatch in the
SA may cause the bitcell to write incorrect data, hence, corrupting the stored one.
In [75], an adaptive WL approach is used where WL voltage varies depending on
D2D and temperature variations. Replica transistors are used to control the WL
voltage level, hence, improving process tracking and increasing SNM. However, the
design increases the memory access time, since the reduction of WL voltage reduces
the bitcell read current.
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In [63, 117, 131], the bitline precharge voltage is reduced before the bitcell is
accessed, hence, increasing SNM. More details about this approach will be discussed
in the next section.
6.2 Background
In SRAM design, the bitlines are typically precharged to VDD before accessing the
bitcell. However, in [63], it was shown that reducing the bitline voltage VBL before
accessing a bitcell improves the bitcell’s read stability, as shown in Fig. 6.1. This
is because the pass-gate (access transistor) strength reduces as the bitline voltage
decreases. This effectively increases the bitcell α ratio (defined as the ratio of pull-
down to pass-gate strength). Hence, SNM improves as ∆VBL increases where ∆VBL
is defined here as VDD − VBL just before the wordline (WL) is asserted. Note that
as ∆VBL increases
1, SNM reaches a maximum point, and further increase in ∆VBL
causes significant SNM reduction. This is mainly due to read disturbs. Therefore,
accurate control of ∆VBL level is important to prevent ∆VBL from exceeding the
maximum SNM point.
From a circuit point of view, the relation between ∆VBL and SNM has been
exploited in [117, 131] to increase bitcell stability. In [131], a pulsed bitline ap-
proach is used where a pulse is presented to control an NMOS pull-down. This
pull-down device discharges the bitline, which increases ∆VBL just before the WL
is enabled. However, this technique is sensitive to PVT variations since ∆VBL
is a strong function of the pulse duration which will vary with PVT variations.
Therefore, a complex timing scheme may be required to control ∆VBL at differ-
ent PVT conditions. In [117], an NMOS device is used to precharge the bitlines,
hence, having one Vth drop on the bitlines. Due to the strong sensitivity of Vth to
PVT variations, the effectiveness of this technique reduces in different PVT cor-
ners. Moreover, low Vth devices are required to ensure that ∆VBL does not cause
read disturbs in the worst-case conditions, which adds additional processing cost
(especially for low cost SoCs).
1∆VBL in this chapter should not be confused with the bitline differential voltage ∆Vbl used in

















SNM versus bitline precharge voltage. Lower bitline voltage during
a read access improves bitcell read stability (SNM) [63].
6.3 Selective Precharge Technique
To overcome the obstacles in implementing dual supply read assist techniques, we
focus on using single supply voltage. Moreover, we try to improve the robustness
of previous single supply read assist techniques.
Instead of precharging the bitlines to VDD, in our proposed technique, differ-
ent parts of the bitlines are precharged to VDD or (predischarged to) GND. Using
charge sharing, the final required value of bitline voltage can be precisely controlled.
This technique relies on the capacitance ratio to control the bitline voltage. There-
fore, this technique shows high immunity against process variations (both front-end
and back-end) since the capacitance ratio shows weak dependence on PVT corners.
Fig. 6.2 shows a simple schematic for the selective precharge technique with
four bitline columns connected to the read and write circuitry (sense amplifier and
write drivers). Bitlines, BL/BLB, refer to the upper part of the bitlines connected
directly to the bitcells (before the column select). Sense/Write lines, SL/SLB,
refer to the lower part of the bitline connected to the sense amplifier and write
drivers (after the column select).
Selective precharge operation can be divided into three main steps. First,




























Figure 6.2: Selective Precharge operation. Step 1: Precharge to VDD and GND.
precharged (pre-discharged) to GND, as shown in Fig. 6.2. In the second step, the
column select devices (MUX) on each bitline column are enabled. Hence, charge
sharing occurs between the upper and lower bitlines. Note that BL0 − BL3 all
experience charge sharing. The final bitlines voltage after charge sharing is deter-
mined by the capacitance ratio of upper and lower bitlines (BL and SL). Using
charge sharing, the bitline voltage can be reduced. Therefore, SNM improves as
discussed in Section 6.2. In the third step, the MUX devices for all unselected
columns are disabled, while the selected column MUX stays on. In this case, the
selected column allows access to the required bitcell, while half-selected2 bitcells
also see improvement in SNM since their bitline voltages have also been reduced.
Fig. 6.5 shows the implementation of selective precharge technique. A NOR gate
is added for each bitline column to control the column select. Fig. 6.6 shows the
precharge circuits for both VDD and GND. Fig. 6.7 shows the timing diagram for
selective precharge operation. ch sh is activated using the rising edge of precharge
disable (for PMOS pull-up). When ch sh is high, the PMOS devices in the column
2Half-selected bitcells: bitcells on the same row where WL is asserted, although they are not






































































































Figure 6.5: Selective precharge schematic.
select MUX are on. Hence, charge sharing between all bitlines sharing the same
read/write circuitry and SL/SLB line is enabled. Therefore, BL/BLB voltage
decreases while SL/SLB voltage increases. ch sh is disabled using mux state which
is a dummy column select signal. Therefore, bitcells see reduced bitline voltage
when the bitcell is accessed. At the end of operation, BL/BLB are precharged
back to VDD while SL/SLB are precharged to GND, as shown Fig. 6.7.
By selecting the location of precharge to VDD or GND, the required value of
∆VBL is set. For example, if a larger ∆VBL is required, one or more of the bitlines
can be precharged to GND instead of VDD, as shown in Fig. 6.8. Therefore, the pro-
posed technique allows changing ∆VBL by selecting which points to be precharged
to VDD or GND. Note that in this technique, no additional supply voltages are re-
quired to generate the desired bitline voltage, which reduces the design complexity.
In addition, since the final ∆VBL voltage depends solely on capacitance ratio, its




















































Figure 6.8: Achieving larger range of ∆VBL using by precharging on of the bitlines
to GND.
6.4 Access Time Improvement
In SRAM, the read operation determines the access time of the memory. The clock
to WL enable contributes to memory’s access time. Hence, it is usually optimized
for speed. However, the proposed technique introduces another signal, ch sh, which
should be enabled before the WL is asserted. To accommodate the ch sh signal
shown in Fig. 6.7, the WL enable path may be delayed. This delay will therefore
increase the memory access time. Hence, a technique to reduce (or recover) access
time is required.
In addition to the clock to WL delay, another contributor to the memory’s
critical path is the WL pulse width TWL. TWL is the time required for the bitcell to
discharge the bitlines and generate sufficient input differential for the sense amplifier
to allow correct read operation. TWL typically contributes to approximately 30%
of the memory access time [73]. To reduce this delay component, we exploit the
relation between ∆VBL and the SA input offset.
There are many types of sense amplifiers used in SRAM design. However,
current latch sense amplifier (CLSA) is one of the most widely used due to its
high speed and isolation as discussed in Section 4.3.2 (CLSA shown in Fig. 4.5).
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Moreover, it has been shown in [99] that reducing bitline voltage (common mode)
improves the SA robustness. This characteristic of CLSA makes it very attrac-
tive in the proposed selective precharge technique. By reducing the bitline voltage
(increasing ∆VBL) the SA offset (σSA,offset) reduces, hence, allowing TWL to be re-
duced for a give failure probability. The reduction in TWL can therefore compensate
for the increase in clock to WL delay, as will be shown in Section 6.5.
6.5 Results and Discussion
To test the proposed read assist technique, a full-custom 512kb SRAM was designed
and implemented in an industrial 45nm technology as shown in Fig 6.9. Table 6.2
shows details on the memory architecture. In this section, we show post-layout
simulation results for the proposed read assist technique.
Table 6.2: 512kb memory design information.
Technology 45nm low power (LP) CMOS
Density 512kb
Memory width (word size) 64 bits
Memory depth (number of words) 8192 words
Banks 16 (32kb each)
Rows/bank 128
Columns/bank 256
In Fig. 6.10, the read operation is shown for a bitcell on the first column (enabled
using MUX0). In the beginning of the operation, BL0 and BLB0 are set to VDD
while SL and SLB are set to zero. Charge charing operation is activated using
ch sh, which activates all the MUX transistors. Therefore, BL0/BLB0 voltage
decrease while SL/SLB increases as shown in Fig. 6.10, and they settle to a value
determined by the capacitance ratio. Note that charge sharing happens quickly
and that it is not sensitive to the ch sh pulse width (wider pulse does not affect the
settling voltage after charge sharing). After charge sharing is completed, the MUX
devices (PMOS) for all unselected columns are disabled (MUX1), while the selected
column stays selected (MUX0). Therefore, when WL is asserted, the accessed and
half-selected bitcell see a reduced bitline voltage, which increases the bitcell’s SNM.
At the end of read operation, the bitlines are precharged to VDD while the sense
lines are precharged to GND.
The impact of bitline voltage on the CLSA speed and input offset is shown in
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Figure 6.10: Results for selective precharge read operation. MUX0/1 are the gates
voltages for the PMOS devices in the column select for column 0 and 1, respectively.
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Fig. 6.11. Monte Carlo transient simulations were used to measure the SA’s offset.
As ∆VBL increases, the SA delay slightly decreases until it reaches a minimum
point. Beyond that point, the SA delay increases. In the meantime, the SA input
offset (σoffset) decreases monotonically with the increase in ∆VBL. The reduction
in σoffset improves the robustness of the SA and decreases the probability of read








where TWL is the time allowed for bitcell to generate bitline differential before en-
abling the SA. This large reduction in σoffset reduces access time of the memory.
Typically, TWL is about 30% of memory access time. As shown in Fig. 6.11, SA
offset can be reduced by up to 25%. Therefore, access time improves by 7%. In
reality, to accommodate the ch sh pulse, the WL enable path may be slightly de-
layed. Hence, this improvement in speed is reduced. Nevertheless, since charge
sharing requires very short time, the impact on access time improvement is neg-
ligible. Therefore, in the worst-case scenario, the proposed technique will allow
having the same access time as in conventional approach or better depending on
the implementation.
Charge sharing operation is also enabled when a bitcell is accessed for write
operation, as shown in Fig. 6.12. In that case, half-selected bitcells experience
reduced BL voltage to improve read stability (bitlines BL1 and BLB1). However,
write trip point degrades due to lower drive capability of the pass-gate [127]. This
may reduce bitcell WM which may cause a write failure. To improve the write-
ability of the selected bitcell, we use a CMOS write driver for write operation, as
shown in Fig. 6.13. Therefore, BL voltage lost in charge sharing is recovered using
the pull-up device in write driver. Hence, the write margin for the selected bitcell
in write operation is not deteriorated.
To estimate the bitcell SNM, we simulate the butterfly curve as shown in
Fig. 6.14, which shows the bitcell SNM for a nominal bitcell which does not in-
clude WID variations. However, as discussed in Chapter 2, WID variations will
cause each transistor in the bitcell to have different Vth, which will cause the bit-
cell be be asymmetric. This is shown by the Monte Carlo simulation results in
Fig. 6.15, which shows large spread in the VTC characteristics of the bitcell. This
spread translates to large variation in SNM.
The improvement in SNM using the proposed technique is shown in Fig. 6.16.
Monte Carlo simulations are used to measure the impact of local variation on the
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Figure 6.11: Sense amplifier delay and input offset versus ∆VBL after charge sharing.
bitcell’s SNM. To ensure high yield target for the embedded memories, 6σ of SNM
local variation is included. As ∆VBL increases, SNM increases linearly until it
reaches a maximum point. Any further increase in ∆VBL causes SNM to decrease
significantly, which deteriorates cell read stability, which agrees with the results
in [127,131].
To evaluate the robustness of the proposed scheme in precisely controlling ∆VBL,
different process corners and post-layout RC extraction options were simulated
to measure how ∆VBL is affected. Table 6.3 shows ∆VBL for different process
corners, interconnect capacitances and temperature. It is clear that ∆VBL shows
negligible change across different conditions (9-12%), which shows the robustness
of the proposed technique against PVT variations.
Table 6.3: ∆VBL for different conditions.
Process Slow Slow Nominal Fast
Temp. -40 125 25 -40
Parasitic C max max nominal min
∆VBL
A 9.8% 9.4% 11.1% 12%














Figure 6.12: Results for selective precharge write operation. BL0/BLB0 are ac-





Figure 6.13: Full-swing CMOS write driver used to improve write margin.
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Figure 6.14: SNM simulation results for nominal devices without WID variations
(voltage is normalized).
Figure 6.15: SNM simulation results using Monte Carlo simulation for 1000 MC
runs (voltage is normalized).
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Fig. 6.17 shows the process window curves (Vth), which are used to determine
the operating limit of the memory with 6σ of local variation coverage. In this
simulation, the D2D variations are swept for NMOS and PMOS Vth. For each
point of D2D variations, Monte Carlo simulation using WID variations is used to
find the mean and sigma for SNM. We define the failure region as the region where
SNM reaches zero. Using the selective precharge technique (solid-line) the operating
window is expanded as compared to the conventional approach. This increase in
operation window reduces the failure probability by more than 100X.
To validate the improvements in cell stability using the proposed selective
precharge technique, the designed 512kb memory was fabricated in 45nm tech-
nology. Fig. 6.19 shows the fabricated test chip micrograph. Measured results for
cell failure probability are shown in Fig. 6.18 for the conventional and the proposed
technique. In this test, a known data pattern is written on the memory at a high
supply voltage. Following that, the supply voltage is reduced and the memory is
accessed and the contents of all the bitcells are read. The number of bitcells that
flipped their original state (written at high supply voltage) are recorded. These
failing bitcells indicate that a read stability failure had occurred. To eliminate
the impact of read access failures from distorting measurement results, a very long
WL pulse is used to ensure that no failures occur in the sense amplifier as VDD
is reduced. These steps are repeated for different values of lower supply voltages
(write at high VDD, read at low VDD). The same test is also executed on another
memory of the same density which uses the conventional approach3 which is con-
sidered our reference for comparison purposes. Fig. 6.18 shows that the proposed
technique reduces the failure probability by more than 120X which validates the
large improvement in cell read stability using our read assist technique4.
The proposed technique has small area overhead (< 2%) and shows strong ro-
bustness against process variations. In addition, it requires only one supply voltage.
Hence, it does not require any additional level-shifters that cause significant area
and speed penalty. Moreover, the timing generation is simple since it re-uses tim-
ing signals available in SRAM design. The memory speed also improves using the
proposed technique. The large improvement in bitcell SNM and operation window
show the effectiveness of this technique.
3Bitlines precharged to VDD.
4The silicon data is for a limited number of parts. To generalize the conclusions and have
high confidence in the measured results, it is recommended to measure large number of parts.
However, this was not available when we tested this macro.
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Figure 6.17: Vth windows showing the improvement in read stability operating
window for selective precharge (solid line) compared to the conventional approach
(dotted line). Simulation accounts for 6σ of local variations.
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Figure 6.18: Measured failure probability for the fabricated 512kb memory using
the proposed technique (selective precharge) and compared to the conventional
approach.
6.6 Summary
The increase of local variations in nanometer technologies strongly affects SRAM
cell stability. In this chapter, we proposed a novel read assist technique to improve
SRAM static noise margin. The proposed technique, selective precharge, allows
precharging different parts of the bitlines to VDD and GND and uses charge sharing
to precisely control the bitline voltage which increases the bitcell stability. In
addition to improving SNM, the proposed technique also improves memory access
time. Moreover, it only requires one supply voltage. The proposed technique has
been implemented in the design of 512kb memory in 45nm technology. Results show
improvements in SNM and read operation window which confirms the effectiveness
of this technique. Measurements show a 120X reduction in failure probability which
validates the large improvement in read stability using this technique.
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Figure 6.19: Chip micrograph for the fabricated 512kb memory in 45nm technology.





In this chapter, we summarize our research contributions in Section 7.1 and discuss
future research directions in Section 7.2.
7.1 Summary of Contributions
Aggressive technology scaling has led to numerous challenges for circuit designers.
In this thesis, we studied the challenges of variation-tolerant design in digital circuits
including SRAM. This research work has contributed to new techniques to address
process variability in the design of nanometer circuits.
At the circuit/device levels, in Chapter 3, we presented analytical derivation
for statistical delay variation model in the presence of WID statistical variations.
Using the derived model, we showed that input slew has a strong effect on delay
variation. It was also shown that as supply voltage is reduced there is an opti-
mum value of input slew that achieves the minimum relative delay variation. The
derived statistical models are simple which helps providing design insights on the
relationship between process variations and delay variations. In addition, having
simple delay models is important for early design exploration and circuit optimiza-
tion. The proposed models have been validated with Monte Carlo simulation in an
industrial 90nm technology
For SRAM memories, in Chapter 4, we presented a methodology for statistical
estimation of read access yield. Our approach accounts for all the sources that affect
SRAM read operation in one statistical flow including bitcell read current, sense
amplifier offset, sensing window variations, and pass-gate leakage. We showed how
the proposed methodology can be used to evaluate yield versus performance tradeoff
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in the design time. In addition, this approach reduces the pessimism in using
conventional worst-case analysis. Our methodology was verified using measured
silicon yield results for a 1Mb memory designed in 45nm technology.
At the circuit/architecture levels, in Chapter 5, we proposed fine-grained word-
line pulse width control to reduce memory power consumption in the presence of
WID variations. The proposed architecture combines both architecture and circuit
techniques to enable the system to detect weak bitcell, and adjust wordline pulse
width accordingly. We have shown that the proposed architecture can reduce the
array switching power significantly, and show large power saving especially as the
chip level memory density increases. For a 48Mb memory in 45nm technology, a
27% reduction in array switching power can be achieved for a read access yield
target of 95%.
At the SRAM circuit level, in Chapter 6 we proposed a new read assist technique
to improve SRAM static noise margin. Our approach which is based on selective
precharge, uses single supply voltage which makes it attractive for SoC implemen-
tation. We have also shown that the use of CLSA sense amplifies combined with
selective precharge can reduce memory access time. The proposed technique has
been implemented in the design of 512kb memory in 45nm technology. Results
show improvements in SNM and read operation window which confirms the effec-
tiveness of this technique. Test chip measurements show a 120X reduction in failure
probability which validates the operation of the proposed technique.
7.2 Future Research Directions
The current technology trends show that process variations will increase further
with technology scaling and more research is required in the area of variation-
tolerant design. More emphasis on statistical design methods is required to enable
the design of robust circuits. In addition, new variation-tolerant circuits and archi-
tectures should be investigated.
In the area of statistical delay modeling, results from our models suggest fu-
ture work in utilizing the models to size and optimize logic paths to reduce delay
variation. In particular, using the minimum relative delay variation point can help
reduce skew in clock distribution network and reduce delay variation in the self-
timed paths in memory design. In addition, the extension of the proposed models
to account for different logic gates is important to estimate delay variation for any
logic path.
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For SRAM yield optimization, our proposed yield estimation methodology can
be used to study different memory architectures, and evaluate the robustness of
each architecture against process variations. This can be the basis for yield-aware
memory architectures. It will also be useful to develop simple statistical models
for memory yield that can be used at the architecture level. These models can be
calibrated using results from our yield estimation flow.
Our proposed fine-grained wordline pulse width control can be extended to
include write power consumption. This can be used to evaluate the power savings
at the system level by using read and write memory activity profiles from the
system information. It will also be interesting to extend this technique to account
for dynamic variations such as temperature and supply voltage noise. This will
require studying new digital sensors for these types of dynamic variations. This
information from sensors can be directly fed into the programmable delay elements
to control the wordline pulse width.
In the area of circuit techniques for SRAM stability, more work is needed to
address the new dynamic concerns such as supply noise impact on SNM [133].
In addition, with the increased impact of device degradation mechanism, such as
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ATE Automatic/automated test equipment
BL, BLB Bitline / bitline bar (complimentary)
BISR Built-in self-repair
BIST Built-in self-test
BTBT Band to band tunneling
CD Critical dimension
CDF Cumulative distribution function
CLSA Current latch sense amplifer
CMOS Complementary metal oxide semiconductor
D2D Die-to-die variations
DIBL Drain induced barrier lowering
ECC Error correction codes (or circuits)
EUV Extreme ultraviolet lithography
FBB Forward body bias
FET Field effect transistor
GIDL Gate induced drain leakage
LER Line edge roughness
MC Monte Carlo
NBTI Negative bias temperature instability
OPE Optical proximity effects
PDF Probability density function
PVT Process-voltage-temperature
RDF Random dopant fluctuation
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RBB Reverse body bias
RF Register file
SA Sense amplifier
SL, SLB Sense line / sense line bar (complimentary)
SER Soft error rate




SRAM Static random access memory
SSTA Statistical static timing analysis
STA Static timing analysis
VTC Voltage transfer characteristics
VLSI Very large scale integration
WID Within-die variaitons
WM Write margin or write trip point
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